What Is a 16 Layer PCB Copy?
A 16 layer PCB copy is the complete reverse engineering of a sixteen-layer printed circuit board — recovering every copper layer, dielectric thickness, via structure, and impedance-critical trace from a physical sample into production-ready Gerber, drill, and stackup files. Our engineers use micro-sectioning, X-ray imaging, and controlled chemical de-layering to reconstruct the original design with trace/space accuracy down to 3.0 mil (0.075 mm) and dielectric thickness tolerance within ±0.5 mil. The result is a file package that lets you fabricate a functionally identical board without the original CAD data.
Why 16 Layers Sit at a Complexity Inflection Point
Boards below 12 layers typically rely on through-hole vias and straightforward FR-4 stackups. Once you reach 16 layers, designs routinely incorporate blind vias (e.g., L1–L4), buried vias (e.g., L6–L11), staggered or stacked microvias, and multiple lamination cycles. Each sequential lamination adds registration uncertainty that the 16 layer PCB copy process must account for.
Sixteen-layer boards are common in telecom switches, medical imaging controllers, industrial servo drives, and mid-range server motherboards. They balance routing density against cost — one step beyond a 10-layer board with additional signal pairs but not yet at the HDI extremes of 20-layer multilayer board reverse engineering.
How We Reverse Engineer a 16 Layer PCB Copy
Step 1 — Non-Destructive Inspection
Before any material is removed, we X-ray the sample at 5 µm resolution to map every via barrel, pad, and internal plane boundary. This gives us a via-type classification (through, blind, buried, microvia) and a preliminary layer-pair assignment without destroying the board.
Step 2 — Cross-Section & Stackup Measurement
We mount a coupon from a non-critical edge area, polish it, and measure each copper and dielectric layer under a calibrated metallurgical microscope. Typical measurements we record:
| Parameter | Typical Range (16L) | Our Measurement Tolerance |
|---|---|---|
| Outer copper thickness | 1.0–2.0 oz (35–70 µm) | ±2 µm |
| Inner copper thickness | 0.5–1.0 oz (17–35 µm) | ±2 µm |
| Core dielectric | 3.0–10.0 mil (0.076–0.254 mm) | ±0.5 mil |
| Prepreg dielectric | 2.5–8.0 mil (0.064–0.203 mm) | ±0.5 mil |
| Total board thickness | 2.0–3.2 mm | ±0.05 mm |
Step 3 — Layer-by-Layer Imaging
Controlled chemical de-layering exposes each copper plane in sequence. We scan every layer at 2400 DPI optical resolution, then vectorize the image into CAD geometry. For a 16 layer PCB copy, this means 16 copper scans plus solder mask, silkscreen, and paste layers — roughly 20 individual image sets.
Step 4 — Netlist Extraction & Impedance Modeling
Once all layers are digitized, we extract a full netlist and cross-check it against the physical BOM. Impedance-critical nets (differential pairs, RF traces, high-speed serial links) are modeled in a 2D field solver using the recovered stackup dimensions and the board’s dielectric constant (typically Dk 4.2–4.5 for standard FR-4, lower for high-speed materials like Megtron 6 at Dk ≈ 3.7). If the original board uses a non-standard laminate, we identify it by Dk/Df testing and note the material in the stackup drawing.
Step 5 — Verification & Output
We run DRC against IPC-2221B and IPC-6012 Class 2 (or Class 3 if specified), verify net-to-net continuity, and deliver the final package. The deliverable set for a 16 layer PCB copy includes:
- Gerber RS-274X or Gerber X2 (all 16 copper layers + mask + silk + paste)
- Excellon drill files with blind/buried via definitions
- Stackup drawing with material callouts and impedance targets
- BOM with manufacturer part numbers and package footprints
- Pick-and-place centroid file (if components are present)
- Schematic (optional, quoted separately)
What Makes a 16 Layer PCB Copy Harder Than Lower Layer Counts
Engineers sometimes assume that doubling layers simply doubles the work. In practice, the difficulty curve is steeper than linear. Here are the specific pain points at 16 layers:
- Buried via registration: A buried via connecting L6–L11 is formed during an inner lamination press. Registration shift of 2–3 mil between sub-laminations is normal, and we must compensate for this when aligning scanned layers.
- Thin cores: 16-layer stackups frequently use 3.0 mil cores to keep total thickness under 2.4 mm. De-layering thin cores without damaging the adjacent copper requires precise etch timing — typically 8–12 second windows.
- Mixed dielectric materials: Some 16-layer designs embed Rogers or PTFE layers for RF sections alongside standard FR-4 for digital routing. Identifying and documenting these hybrid stackups is critical; a wrong Dk assumption shifts impedance by 5–8 Ω on a 50 Ω trace. For boards with significant RF content, our approach mirrors the methods described in our PTFE PCB copy workflow.
- Dense BGA breakout: 16-layer boards commonly route 0.8 mm pitch BGA devices with 3.5/3.5 mil trace/space on inner layers. Vectorization errors at this scale require manual QA on every BGA fanout zone.
Cost Factors for 16 Layer PCB Copy
We do not publish fixed pricing because every board is different, but we can outline the variables that drive your quote:
| Cost Driver | Low-Complexity Example | High-Complexity Example |
|---|---|---|
| Board area | ≤100 cm² (e.g., 100 × 100 mm) | >400 cm² (e.g., 250 × 180 mm backplane) |
| Via types | Through-hole only | Blind + buried + stacked microvias |
| Minimum trace/space | 4/4 mil | 3/3 mil or below |
| Component count | <500 unique parts | >1 500 unique parts |
| Impedance-controlled nets | <20 differential pairs | >80 differential pairs |
| Schematic required? | No — Gerber + BOM only | Yes — full schematic reverse engineering |
As a rough benchmark, a 16 layer PCB copy for a mid-size board (≈150 × 120 mm, through-hole + blind vias, no schematic) typically falls in the range of $3 500–$7 000 USD. Boards with stacked microvias, hybrid materials, or schematic recovery can exceed $12 000. We provide a binding quote within 48 hours of receiving photos and dimensions.
Lead Time: What to Expect
Standard turnaround for a 16 layer PCB copy is 12–18 working days from sample receipt to final file delivery. The breakdown:
- Non-destructive inspection and stackup sectioning: 2–3 days
- De-layering and scanning (16 copper layers): 4–6 days
- Vectorization, netlist extraction, impedance modeling: 4–6 days
- DRC, verification, file packaging: 2–3 days
Expedited service (8–10 working days) is available for an additional fee. Boards with unusual materials or severe corrosion may require extra time for material identification or re-scanning.
When You Need More (or Fewer) Layers
If your project involves a simpler design, a 6-layer board with mixed-signal routing follows a faster, less costly path. For higher-density telecom or server applications, we handle 24-layer backplane and server board recovery and even 28-layer PCB copy projects using the same core methodology with extended de-layering sequences. The process scales — the physics and tooling stay consistent.
Failure Modes and Honest Limitations
Not every 16 layer PCB copy succeeds on the first pass. Here are realistic constraints our engineers work around:
- Severely corroded inner layers: If oxidation has destroyed copper features on buried layers, we may need a second sample board. We always recommend sending two samples when the board has been exposed to moisture or chemical environments.
- Filled and capped microvias: Epoxy-filled stacked microvias can obscure the underlying pad geometry during de-layering. X-ray pre-mapping mitigates this, but adds 1–2 days.
- Embedded components: Some 16-layer designs embed passive components (capacitors, resistors) within the laminate. We can identify and document them, but sourcing exact replacements may require the client’s involvement.
- Proprietary laminates: If the original board uses a proprietary high-Tg or low-loss laminate that is no longer manufactured, we specify the closest available equivalent and note the Dk/Df delta.
Industries That Commonly Need 16 Layer PCB Copy
Sixteen-layer boards appear across sectors where routing density is high but full HDI (20+ layers) is not yet justified. Common scenarios include legacy telecom line cards, medical ultrasound front-end processors, industrial CNC motion controllers, and defense electronics requiring board-level sustainment. In each case, the original design files are either lost, held by a supplier who has exited the market, or never transferred to the equipment owner.
Frequently Asked Questions About 16 Layer PCB Copy
How many sample boards do you need for a 16 layer PCB copy?
We require a minimum of one complete, functional (or near-functional) sample. We strongly recommend two samples for any board above 12 layers — one for de-layering and one retained for reference and verification. If only one sample is available, we can proceed but may need to use non-destructive X-ray more heavily, which can add 2–3 days to the timeline.
Can you match the original impedance targets without the original stackup document?
Yes. We measure every dielectric and copper layer thickness from the cross-section, identify the laminate material by Dk/Df testing, and model impedance in a 2D field solver. Our recovered impedance values typically match the original within ±2 Ω for 50 Ω single-ended and ±3 Ω for 100 Ω differential pairs. If tighter tolerance is required, we note it in the stackup drawing so the fabricator can fine-tune prepreg selection.
Do you provide a schematic along with the Gerber files?
Schematic reverse engineering is available as an add-on service. For a 16-layer board with 800–1 200 components, schematic recovery typically adds 5–8 working days and increases the project cost by 30–50%. Many clients who only need to re-fabricate the board opt for Gerber + BOM without a schematic.
What file formats do you deliver for a completed project?
Standard delivery includes Gerber RS-274X (or Gerber X2 on request), Excellon drill files with blind/buried layer definitions, a stackup PDF, BOM in Excel format, and a pick-and-place centroid CSV. We can also export to Altium .PcbDoc, KiCad, or ODB++ if your fabricator or design team requires a specific format.
[pcb_cta type=”quote”]
Working on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote