What Is a 24 Layer PCB Copy?
A 24 layer PCB copy is the complete reverse engineering of a printed circuit board containing 24 copper layers — recovering every Gerber file, the full stackup, a verified BOM, and (where needed) the schematic netlist. These boards typically appear in high-speed networking switches, telecom base-station modules, advanced radar systems, and high-density server blades where routing density and controlled impedance on multiple signal pairs are non-negotiable.
At 24 layers the margin for stackup error is essentially zero. Each dielectric thickness, prepreg selection, and copper weight directly affects impedance targets that the original designer spent weeks tuning. Our engineers treat every 24 layer PCB copy as a metrology project first and a CAD project second — because getting the physical measurements right is what separates a functional clone from an expensive paperweight.
Why 24-Layer Boards Are Harder to Reverse Engineer
Every additional layer pair introduces compounding challenges. A 24-layer board isn’t simply “twice as hard” as a 12-layer — it’s qualitatively different. Here’s why:
- Buried and stacked microvias: 24-layer designs routinely use buried vias (e.g., L3–L22), stacked microvias, and skip vias. Identifying via span without destructive cross-sectioning is impossible from imaging alone.
- Multiple lamination cycles: Most 24-layer boards require 3–4 sequential lamination presses. Each cycle uses different prepreg layups, and recovering the exact sequence matters for impedance and registration.
- Thin dielectrics: Core and prepreg thicknesses can drop below 3 mil (0.075 mm) between adjacent signal layers. A 0.5 mil measurement error shifts impedance by 5–8 Ω on a 50 Ω trace.
- Mixed signal integrity domains: These boards often carry high-speed digital (10 Gbps+), analog RF, and power distribution on interleaved layers, each with different trace/space rules and reference-plane strategies.
- Board thickness constraints: Total thickness typically ranges 2.8–3.2 mm (110–126 mil), meaning each individual layer is extremely thin and demands precision delayering.
For comparison, a 10-layer board reverse engineering project usually involves a single lamination cycle and straightforward through-hole or blind vias. At 24 layers, every assumption must be verified by measurement.
How We Perform a 24 Layer PCB Copy — Step by Step
Step 1: Non-Destructive Inspection
We begin with X-ray imaging and high-resolution optical scanning of both outer layers. X-ray reveals via structures, buried component pads, and approximate layer transitions. This gives us a preliminary via-span map before we cut anything.
Step 2: Cross-Section Analysis
We micro-section the board at 3–5 locations, polishing to expose all 24 copper layers and the dielectric gaps between them. Each cross-section is measured under a calibrated metallurgical microscope at 200×–500× magnification. We record:
- Copper thickness per layer (typically 0.5 oz–2 oz, or 17–70 µm)
- Dielectric thickness between every adjacent pair (resolution ±0.2 mil)
- Prepreg vs. core identification (resin content, glass style)
- Via drill diameters and plating thickness
Step 3: Layer-by-Layer Delayering and Imaging
Chemical or mechanical delayering exposes each copper layer sequentially. We capture each layer at 2400 DPI minimum, then align all 24 images to a common registration datum. Alignment tolerance target: ±0.5 mil (±12.7 µm) across the full panel.
Step 4: CAD Reconstruction
Trace vectorization converts raster images into Gerber data. Our engineers manually verify every net on critical signal layers, cross-referencing against the BOM and known IC pinouts. Impedance-sensitive traces are checked against a 2D field solver using the recovered stackup dimensions.
Step 5: Impedance Simulation and DRC
Before releasing files, we run a full impedance simulation against the reconstructed stackup. For a typical 24-layer telecom board, we target ±7% of the original impedance profile — usually 50 Ω single-ended and 100 Ω differential. We also run design-rule checks for minimum trace/space (often 3/3 mil on inner layers), annular ring, and via-to-trace clearance.
Typical 24-Layer Stackup Configuration
| Layer | Function | Typical Cu Weight | Dielectric Below (mil) |
|---|---|---|---|
| L1 | Signal (top) | 1 oz | 3.5–4.0 |
| L2 | Ground plane | 0.5 oz | 3.0–3.5 |
| L3–L4 | Signal pair | 0.5 oz | 3.5 each |
| L5 | Power plane | 1 oz | 4.0 |
| L6–L7 | Signal pair | 0.5 oz | 3.5 each |
| L8 | Ground plane | 0.5 oz | 3.5 |
| L9–L16 | Alternating signal/plane | 0.5–1 oz | 3.0–4.0 |
| L17 | Ground plane | 0.5 oz | 3.5 |
| L18–L19 | Signal pair | 0.5 oz | 3.5 each |
| L20 | Power plane | 1 oz | 4.0 |
| L21–L22 | Signal pair | 0.5 oz | 3.5 each |
| L23 | Ground plane | 0.5 oz | 3.5 |
| L24 | Signal (bottom) | 1 oz | — |
Note: Actual configurations vary widely. High-frequency designs may use Rogers or Megtron 6 laminates on specific layer pairs, which we identify during cross-sectioning.
Cost and Lead Time for a 24 Layer PCB Copy
Pricing for a 24 layer PCB copy depends on board area, via complexity, component density, and whether schematic recovery is included. The table below provides realistic ranges based on our project history:
| Factor | Typical Range |
|---|---|
| Gerber recovery (24 layers) | $4,500–$12,000 |
| Stackup + impedance report | Included |
| BOM extraction | $300–$800 |
| Schematic reverse engineering | $2,000–$6,000 (optional) |
| Standard lead time | 18–25 working days |
| Expedited lead time | 12–16 working days (+30–50% fee) |
Board area is the strongest cost driver. A 24-layer board measuring 100 × 150 mm with standard through-hole and blind vias sits near the lower end. A 300 × 400 mm backplane with stacked microvias, embedded passives, and 2,000+ components pushes toward the upper range. We provide a firm quote within 48 hours of receiving the board or detailed photos.
Who Needs a 24 Layer PCB Copy?
Most 24 layer PCB copy requests come from three scenarios:
- Legacy equipment maintenance: The original manufacturer is defunct or unresponsive, and you need to reproduce a failed board in a telecom switch or defense subsystem. Our telecom PCB copy service handles these routinely.
- Second-source qualification: An OEM needs to qualify an alternative fabricator and requires complete Gerber and stackup documentation that was never properly archived.
- Design benchmarking: Engineering teams reverse engineer a competitor’s or reference board to understand routing strategy, power distribution, and signal integrity choices — all within legal bounds.
For projects involving boards above 24 layers — such as 28-layer PCB cloning or 32-layer board reverse engineering — the process is fundamentally the same, but lead time and cost scale with the additional delayering and imaging passes.
What Can Go Wrong — and How We Mitigate It
Transparency matters. Here are the real failure modes on 24 layer PCB copy projects and our countermeasures:
- Delamination during delayering: Thin dielectrics can separate unevenly. We use controlled chemical etch rates and sacrifice one board section for process calibration before touching the primary sample.
- Via span misidentification: A buried via from L6–L18 looks identical to L7–L19 in X-ray alone. Cross-sections at multiple board locations resolve ambiguity.
- Impedance drift after re-fabrication: Even with perfect Gerbers, a different fab’s prepreg resin content can shift impedance. We deliver a fab-ready stackup specification with material callouts (e.g., Isola FR408HR, Panasonic Megtron 6) so the fabricator can match dielectric constants within ±0.05 Dk.
- BGA breakout reconstruction: 24-layer boards often route 0.8 mm or 1.0 mm pitch BGAs through 8+ layers. We verify breakout patterns against the IC package datasheet to catch any imaging artifacts.
Deliverable File Formats
Every 24 layer PCB copy project ships with:
- Gerber RS-274X or Gerber X2 for all 24 copper layers, solder mask, silkscreen, and paste layers
- Excellon drill files with via span annotations
- Stackup drawing (PDF + editable source) with material callouts, copper weights, and impedance targets
- BOM in Excel/CSV with manufacturer part numbers, package types, and reference designators
- Pick-and-place centroid file (optional, for assembly)
- Schematic netlist in Altium, KiCad, or OrCAD format (if ordered)
If you’re working with simpler designs, our 6-layer mixed-signal board cloning and 8-layer impedance-controlled stackup recovery pages detail the process for lower layer counts.
Frequently Asked Questions
How many sample boards do you need for a 24 layer PCB copy?
We require a minimum of two identical boards — one for non-destructive imaging and one for destructive cross-sectioning and delayering. If the board is rare or irreplaceable, we can work with a single sample, but lead time increases by 3–5 days because we must plan each destructive step more conservatively. Three boards is ideal for complex designs.
Can you copy a 24-layer board that uses exotic laminates like PTFE or ceramic-filled materials?
Yes. We identify laminate type during cross-section analysis through resin color, glass weave pattern, and dielectric constant measurement. We’ve handled boards using Rogers RO4350B, Taconic TLY, and Isola Astra MT77 on specific layer pairs. The stackup report will call out the exact material so your fabricator can source it or select an equivalent.
What impedance accuracy can you achieve on the recovered stackup?
We target ±7% of the original impedance on single-ended and differential pairs, validated by 2D field solver simulation against measured dielectric thicknesses. For most 50 Ω / 100 Ω designs, this means the recovered profile falls within ±3.5 Ω single-ended. Actual re-fabricated impedance also depends on your chosen PCB fabricator’s process tolerances.
How does a 24 layer PCB copy differ from a 20-layer copy in practice?
The core process is identical, but a 24-layer board typically adds one more lamination press cycle and 2–4 additional buried via spans. This means more cross-section locations, more delayering steps, and roughly 20–30% more CAD reconstruction time. For details on 20-layer high-density board reverse engineering, see our dedicated page.
[pcb_cta type=”quote”]
Working on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote