4 Layer PCB Copy | Stackup Recovery, Cost & Lead Time

What Is a 4 Layer PCB Copy?

A 4 layer PCB copy is the process of reverse-engineering a four-layer printed circuit board back to a complete set of manufacturing files — Gerber data, drill files, a bill of materials, and a verified stackup drawing. The original board is non-destructively scanned (outer layers) and then micro-sectioned or X-rayed to recover the two buried copper layers. Our engineers reconstruct impedance targets, dielectric thicknesses, and copper weights so the cloned board performs identically to the original. Typical turnaround is 5–7 working days for standard-complexity 4-layer designs, with expedited 3-day service available.

Why 4-Layer Boards Are the Sweet Spot — and the Trap

Four-layer boards represent the most common multilayer configuration in consumer electronics, industrial controllers, and IoT gateways. They sit in a deceptive middle ground: simple enough that many shops assume they can copy one quickly, yet complex enough that a careless 4 layer PCB copy produces boards with signal-integrity failures or impedance mismatches that only show up under load.

The two inner layers typically carry a ground plane and a power plane, but not always. Mixed-signal designs often route critical traces on L2 or L3, making blind assumptions about plane assignments dangerous. A proper 4 layer PCB copy must confirm the actual copper pattern on every layer — not guess based on convention.

How We Perform a 4 Layer PCB Copy — Full Stackup Recovery

Step 1 — Outer-Layer High-Resolution Scanning

Both sides of the board are scanned at 2400 DPI minimum using calibrated optical equipment. Pad geometries, trace widths (down to 3 mil / 0.076 mm), solder mask openings, and silkscreen are captured. Fiducials and tooling holes are recorded for layer-to-layer registration.

Step 2 — Inner-Layer Imaging

Inner copper on layers 2 and 3 is captured via controlled X-ray imaging. For boards with dense ground pours, we may perform a precision micro-section at two or three cross-section points to confirm copper weight (commonly 1 oz on outer, 1 oz on inner, but 0.5 oz inner is common in thin 4-layer stacks) and measure prepreg and core thicknesses directly.

Step 3 — Stackup Reconstruction

We measure overall board thickness with a micrometer (typical 4-layer boards range from 0.8 mm to 1.6 mm), then back-calculate the dielectric layers. A standard 1.6 mm 4-layer stackup might use a 1.0 mm FR-4 core between L2 and L3 with two prepreg sheets (each ~0.2 mm, 2116 or 1080 glass style) bonding L1-to-L2 and L3-to-L4. We document the exact construction so your fabricator can replicate impedance behavior.

Step 4 — Impedance Verification

If the original board carries controlled-impedance traces — common on USB, LVDS, Ethernet, or RF paths — we use a TDR (Time-Domain Reflectometer) to measure characteristic impedance on the donor board, then run a 2D field solver against our recovered stackup to confirm the Gerber trace widths will hit the same impedance targets (typically 50 Ω single-ended, 90 Ω or 100 Ω differential). Mismatches above ±10% trigger a stackup adjustment before file release.

Step 5 — CAD Rebuild & DRC

Traced artwork is rebuilt in industry-standard EDA tools. A full Design Rule Check runs against the fabricator’s capabilities (minimum annular ring, clearance, drill-to-copper). We flag any anomalies found on the original board — common issues include non-standard pad stacks, tented vias used as thermal paths, or copper balancing hacks on inner layers.

Step 6 — BOM Extraction & Netlist Cross-Check

Every component is identified by package, markings, and value. The extracted netlist is compared against the Gerber connectivity to ensure no open or short conditions exist in the rebuilt data. For boards with programmed ICs, we document the part numbers and package pinouts but do not extract firmware unless separately authorized.

Typical 4 Layer PCB Copy Specifications

What Do You Get? Deliverable File Set

• Gerber RS-274X — one file per copper layer, solder mask (top + bottom), silkscreen (top + bottom), paste layers, board outline.
• Excellon drill file — plated and non-plated holes separated, with tool table.
• Stackup drawing (PDF + source) — layer order, dielectric thicknesses, copper weights, material callouts.
• Impedance report — measured vs. modeled values for controlled-impedance nets (when applicable).
• BOM spreadsheet — reference designator, value, package, manufacturer part number where legible.
• Pick-and-place centroid file — XY coordinates and rotation for SMT assembly.

Cost and Lead Time for a 4 Layer PCB Copy

Pricing depends on board area, component density, and whether impedance control is required. The table below gives realistic starting points — not bait prices.

Expedited 3-day turnaround adds approximately 40–60% to the base price. Volume discounts apply when copying a family of related boards (e.g., a mainboard plus its daughter card).

Where 4-Layer Copies Go Wrong — Common Failure Modes

Wrong core/prepreg assignment. Swapping the core and prepreg positions shifts impedance by 5–15 Ω on controlled lines. Our micro-section step eliminates this risk.

Missed inner-layer thermal reliefs. Ground and power planes often use thermal relief pads around vias. If copied as solid connections, the board becomes difficult to solder by hand and may cause tombstoning during reflow.

Incorrect via-in-pad treatment. Many 4-layer designs use via-in-pad for QFN and BGA thermal pads. If the copy doesn’t flag these vias for plugging and capping, solder wicking during assembly will create voids and cold joints.

Copper balance ignored. Unbalanced copper on inner layers causes bow and twist during lamination. We check copper fill percentages on L2 and L3 and replicate any thieving patterns present on the original.

When You Need More (or Fewer) Layers

If your board is simpler than a 4-layer design, a 2-layer board copy is faster and less expensive since no inner-layer imaging is needed. On the other hand, boards with dedicated analog ground planes, additional routing layers, or blind/buried vias step into 6-layer reverse engineering territory, where stackup complexity increases significantly. For designs pushing past eight layers — such as 14-layer high-speed digital boards — the imaging and impedance verification effort scales with each additional layer pair.

Who Orders a 4 Layer PCB Copy?

• Equipment repair shops replacing discontinued boards in industrial machines where the OEM no longer supplies spares.
• Startups redesigning a reference platform and needing a verified baseline schematic and layout.
• Contract manufacturers tasked with building boards for which the original design files were lost or never transferred.
• Quality teams performing incoming-inspection teardowns to verify a supplier’s claimed stackup against the actual construction.

How to Submit Your Board for a 4 Layer PCB Copy

Ship one or two sample boards to our lab. Two samples allow non-destructive scanning on one and cross-sectioning on the other, preserving a reference unit. Include any known constraints — target impedance, specific material requirements, or BOM notes. Start the process through our PCB reverse engineering intake page to receive shipping instructions and a preliminary quote within 24 hours.

[pcb_cta type=”quote”]

{
“@context”: “https://schema.org”,
“@type”: “Service”,
“name”: “4-Layer PCB Copy”,
“description”: “Reverse engineering and cloning of 4-layer printed circuit boards, including full stackup recovery, impedance verification, Gerber output, and BOM extraction.”,
“provider”: {
“@type”: “Organization”,
“name”: “PCB-Copy.com”,
“url”: “https://pcb-copy.com/”
},
“url”: “https://pcb-copy.com/4-layer-pcb-copy/”,
“serviceType”: “PCB Reverse Engineering”
}

{
“@context”: “https://schema.org”,
“@type”: “BreadcrumbList”,
“itemListElement”: [
{“@type”: “ListItem”, “position”: 1, “name”: “Home”, “item”: “https://pcb-copy.com/”},
{“@type”: “ListItem”, “position”: 2, “name”: “4-Layer PCB Copy”, “item”: “https://pcb-copy.com/4-layer-pcb-copy/”}
]
}

{
“@context”: “https://schema.org”,
“@type”: “FAQPage”,
“mainEntity”: [
{
“@type”: “Question”,
“name”: “Can you complete a 4 layer PCB copy without destroying the board?”,
“acceptedAnswer”: {
“@type”: “Answer”,
“text”: “Outer layers are scanned non-destructively. Inner layers typically require either X-ray imaging (non-destructive) or a micro-section cut (destructive to a small area). If you send two samples, we can keep one fully intact.”
}
},
{
“@type”: “Question”,
“name”: “Do you extract firmware from ICs on 4-layer boards?”,
“acceptedAnswer”: {
“@type”: “Answer”,
“text”: “Firmware extraction is a separate, authorized service. We document all programmable IC part numbers during BOM extraction, but we only read out firmware when you provide proof of design ownership or written authorization.”
}
},
{
“@type”: “Question”,
“name”: “What file formats do you deliver?”,
“acceptedAnswer”: {
“@type”: “Answer”,
“text”: “Standard delivery includes Gerber RS-274X, Excellon drill files, a stackup drawing in PDF, a BOM in Excel/CSV, and a centroid file. ODB++ or IPC-2581 are available on request.”
}
},
{
“@type”: “Question”,
“name”: “How accurate is the impedance match on a copied 4-layer board?”,
“acceptedAnswer”: {
“@type”: “Answer”,
“text”: “Our target is ±5% of the original board’s measured impedance, achieved by combining TDR measurements with 2D field-solver modeling of the reconstructed stackup.”
}
},
{
“@type”: “Question”,
“name”: “Can a 4-layer board have blind or buried vias?”,
“acceptedAnswer”: {
“@type”: “Answer”,
“text”: “It is uncommon but possible. Some compact designs use blind vias from L1-to-L2 or L4-to-L3. When present, these are identified during X-ray imaging and documented with the correct span in the drill file.”
}
}
]
}

Related reading

• Sep 2026Flexible PCB Reverse Engineering | Cost, Method & Time
• Sep 2026Cypress PSoC 6 Unlock | Feasibility, Cost & Lead Time
• Sep 2026Reverse Engineering File Formats — What You Get & Why