Gerber File Extraction: Rebuilding Fabrication-Ready Data

Why Gerber File Extraction Matters

A Gerber file set is the universal language between a PCB designer and a fabrication house. It describes every copper trace, via pad, solder mask opening, silkscreen marking and drill hole that defines a board. When the original CAD project disappears—because a supplier went bankrupt, an engineer left without handing over files, or a product simply predates version control—the only path back to production is gerber file extraction from the physical hardware itself.

The goal is not a rough approximation. A fabrication house expects RS-274X (or Gerber X2) files that pass DRC, match the board’s actual dimensions within ±0.05 mm, and include an NC drill file whose hole counts match reality. Anything less triggers reject emails, prototype failures, or worse—boards that assemble fine but fail in the field.

This article explains exactly what happens during extraction, where errors creep in, and how a professional lab delivers files you can send straight to manufacturing. If you need the broader picture—schematic, BOM, netlist and Gerber all at once—start with the complete PCB reverse engineering workflow.

What a Complete Gerber File Set Contains

Before diving into extraction, it helps to know what “complete” looks like. A typical four-layer board requires at least ten individual files:

Higher layer-count boards add more inner-layer files. Boards with paste stencil requirements also need top and bottom paste layers (.GTP, .GBP). A professional extraction delivers every one of these, plus a fabrication notes document specifying stackup, finish and impedance targets. For a breakdown of what a full recovery project hands over, see the complete deliverables package.

The Extraction Workflow: Step by Step

Step 1 — High-Resolution Optical Scanning

The board is cleaned, and each outer surface is scanned at 1200–2400 DPI using a calibrated flatbed or line-scan camera. The result is a bitmap image where copper features, mask colours, and silkscreen ink are all distinguishable. Lighting angle matters: oblique illumination reveals trace edges that overhead light can wash out under solder mask.

For boards with a dark solder mask over dark substrate, infrared-pass imaging can improve copper-to-substrate contrast by a factor of three or more.

Step 2 — Inner-Layer Access (Delayering)

Outer layers alone are not enough for any multilayer board. Inner copper must be exposed. Two approaches are common:

• Controlled chemical etching: Selective removal of outer copper and prepreg to expose each inner layer, one at a time. Each exposed layer is scanned before the next is removed.
• Cross-section and X-ray: Micro-section cuts reveal stackup thickness and via structure, while X-ray imaging shows inner-layer routing without destroying the sample. X-ray is non-destructive but lower resolution—typically useful for confirming plane shapes rather than reading 4-mil traces.

The scanning, delayering and tracing process is where most of the project time is consumed, especially on boards with eight or more layers.

Step 3 — Image-to-Vector Conversion

Raw bitmaps are not Gerber files. Each scanned image must be converted into vector geometry—arcs, lines, pads, and fills—with accurate coordinates tied to a common origin. This is done with specialised reverse engineering software and manual correction tools.

Automatic tracing algorithms handle roughly 70–85 % of a typical board. The remaining features—fine-pitch BGA pads under mask residue, buried vias partially obscured during delayering, or thermal relief spokes that merge visually with the plane—require manual digitisation by an experienced technician.

Step 4 — Pad and Via Library Construction

Rather than treating every copper feature as a freeform polygon, professional extraction builds a pad library: round pads, oblong pads, rectangular SMD pads, and custom shapes are each defined once with precise dimensions, then instanced across the board. This keeps the Gerber output clean and ensures that the fabrication house’s CAM software interprets pads correctly for solder mask expansion, paste stencil generation, and annular ring checks.

Via types—through-hole, blind, buried, micro—are catalogued with their drill diameters and span. This information feeds directly into the NC drill file.

Step 5 — Drill File Generation

The NC drill file is arguably the most error-prone output. A single wrong diameter or a missing hole will cause assembly failure. Extraction labs measure hole diameters with pin gauges or optical measurement on cross-sections, then compile a tool table:

Hole locations are extracted from the via and pad positions already digitised in the copper layers. The total count per tool is cross-checked against a physical count on the board. Discrepancies trigger a re-scan of the area in question.

Step 6 — Solder Mask and Silkscreen Layers

Solder mask Gerber files define openings, not coverage. Every pad that needs to be soldered must have a corresponding mask opening, typically 0.05–0.10 mm larger than the copper pad on each side. Extraction measures actual mask openings on the board and converts them to vector outlines.

Silkscreen is the lowest-priority layer but still matters for assembly. Reference designators, polarity dots, pin-1 indicators, and company logos are traced. Where ink has worn off, component identification from markings and footprints helps reconstruct what the silkscreen originally said.

Step 7 — Board Outline and Mechanical Features

The board outline layer captures the routed or V-scored perimeter, internal cutouts, and slots. Dimensional accuracy here is critical—mounting holes must align with enclosure standoffs, and edge connectors must sit at the correct offset from the board edge. A coordinate measuring machine (CMM) or calibrated optical measurement confirms key dimensions to ±0.025 mm.

Common Failure Points in Gerber File Extraction

Even experienced labs encounter problems. Knowing where errors hide helps you ask the right questions before accepting a file set.

• Inner-layer misregistration: If the scan origin shifts between layers, vias will not align with inner-layer pads. A single-pixel drift at 1200 DPI equals ~21 µm—enough to violate annular ring rules on fine-pitch designs.
• Plane polarity inversion: Ground and power planes are typically negative-image layers. If the extraction software exports them as positive, the fab house will etch away the plane and leave only the anti-pads. The board will be electrically dead.
• Drill diameter rounding: Measured diameters must map to standard drill sizes. A 0.35 mm measurement might be a 0.30 mm drill with plating buildup, or a true 0.35 mm drill. Choosing wrong changes annular ring and current capacity.
• Paste layer omission: Some extraction projects skip paste layers because they were not explicitly requested. Without paste data, the assembler has to create a stencil from the mask layer—a shortcut that causes solder bridging on 0.5 mm-pitch QFPs and BGAs.
• Missing stackup notes: Gerber files alone do not specify dielectric thickness, copper weight, or impedance targets. If the extraction does not include a fabrication drawing, the fab house guesses—and impedance-sensitive designs fail.

Gerber vs Native CAD: What Extraction Can and Cannot Deliver

Gerber files are flat manufacturing instructions. They tell a machine what to image and what to drill. They do not contain net names, component values, design rules, or schematic connectivity. That distinction matters:

• Gerber-only delivery is enough to re-fabricate an identical board, assuming the stackup notes are included.
• Native CAD delivery (Altium .PcbDoc, KiCad .kicad_pcb, etc.) is needed if you plan to modify the design—swap a connector, widen a bus, or add a test point. Rebuilding native CAD requires extracting the connectivity layer and mapping every net.

If your goal is a one-time production run of an identical board, Gerber extraction alone may be sufficient. If you need an editable design for future revisions, you need the broader scope that separates a faithful copy from an editable reverse-engineered design.

For projects where you also need to choose between Gerber and newer intelligent formats, the comparison of Gerber, ODB++ and IPC-2581 explains the trade-offs.

Verification: How to Confirm the Files Are Correct

Accepting extracted Gerber files without verification is a gamble. A rigorous check sequence looks like this:

1. Visual overlay: Import all Gerber layers into a viewer (GerberLogix, Ucamco Reference Viewer, or the fab house’s own CAM tool). Overlay top and bottom copper to confirm via alignment. Overlay mask on copper to confirm every pad has an opening.
2. DRC in CAM: Run the fab house’s standard design rule check—minimum trace width, minimum clearance, minimum annular ring, acid trap detection. Any violations must be resolved before ordering.
3. Drill-to-copper registration: Superimpose the drill file on each copper layer. Every drill hit must land inside a pad. Stray hits or missing pads indicate extraction errors.
4. Netlist compare (if available): If a netlist was extracted separately, run a netlist-vs-Gerber comparison in the CAD tool to confirm that the copper connectivity matches the intended net assignments.
5. First-article prototype: Fabricate a small batch, assemble one board, and run functional testing. This is the ultimate verification. The verification workflow—continuity, ICT, powered bring-up and golden-board comparison—catches errors that file-level checks miss.

When Extraction Feeds a Larger Recovery Project

Gerber file extraction rarely happens in isolation. Most clients also need a schematic for troubleshooting, a BOM for procurement, and sometimes firmware for programmable devices. The typical project flow looks like this:

1. Physical board arrives at the lab.
2. Outer and inner layers are scanned → Gerber extraction begins.
3. Components are catalogued → a buildable bill of materials is compiled.
4. Connectivity is traced → netlist is built.
5. Schematic is reconstructed from netlist and component data.
6. All files are cross-verified and delivered.

Understanding where Gerber extraction sits in this chain helps you scope your project correctly. If you only need to re-fab the bare board and you already have assembled units to populate it, Gerber plus drill may be all you need. If you need to hand the design to a new contract manufacturer who will also source parts, you need the full chain. A detailed look at where reverse engineering budgets typically go can help you plan accordingly.

Tips for Preparing a Board for Extraction

If you are sending a board to a lab for gerber file extraction, a few simple steps improve accuracy and reduce turnaround time:

• Send at least two samples. One will likely be delayered (destructive). The second serves as a reference and a verification unit.
• Include any partial documentation. Even a blurry photo of the original layout, a partial schematic, or a fab drawing with the stackup saves hours of guesswork.
• Note the copper weight. If you know the board uses 2 oz copper on inner layers, say so. It affects etch compensation and trace width interpretation.
• Specify the output format. RS-274X is the safe default, but if your fab house prefers Gerber X2 or ODB++, request it up front.
• State your end goal. “I need to fabricate 500 identical boards” leads to a different deliverable than “I need to redesign the power section.” The lab can tailor the extraction depth to your actual need.

Frequently Asked Questions

Can gerber file extraction recover impedance-controlled trace geometry?

Extraction captures the physical trace width and spacing accurately. However, impedance depends on stackup parameters (dielectric constant, layer spacing) that are not visible on the board surface. A cross-section measurement or original stackup drawing is needed to fully reconstruct impedance targets.

How long does extraction take for a six-layer board?

Typical turnaround is five to eight working days for a six-layer board with moderate complexity (~800 components). Boards with blind and buried vias, fine-pitch BGAs, or unusual materials can extend this to ten or more days.

Is the extracted Gerber file set identical to the original?

It is functionally equivalent—the fabricated board will match the original within manufacturing tolerances. However, the internal file structure (aperture numbering, draw order, step-and-repeat commands) will differ from whatever the original designer exported. No fab house will notice or care about those differences.

What if some inner-layer features are unreadable after delayering?

The lab uses the second sample for targeted re-examination—sometimes a different etch chemistry or a micro-CT scan resolves ambiguity. In rare cases, connectivity is inferred from the netlist and confirmed with continuity testing on the intact sample.

Gerber file extraction is not glamorous work. It is painstaking, measurement-heavy, and unforgiving of shortcuts. But when the original files are gone and production cannot wait, a clean, verified Gerber set is the fastest path back to the fab house floor.

Related reading

• Sep 2026RF PCB Copy: What Changes With Layer Count
• Sep 2026NXP MCU Unlock: Kinetis, LPC and S12 Security Bytes
• Sep 2026GD32 Unlock: Where It Differs From STM32 in Practice