What Is Gerber File Extraction and Why Does It Matter?
Gerber file extraction is the process of rebuilding a complete set of fabrication-ready Gerber files—copper layers, solder mask, silkscreen, drill data, and board outline—directly from a physical PCB when the original CAD source no longer exists. The extracted output is formatted in RS-274X (extended Gerber) or Gerber X2, ready for any contract manufacturer to quote and fabricate without additional interpretation.
This need surfaces more often than most engineers expect. Original design files get lost during company acquisitions, designer turnover, or simple storage failures. A 2019 survey by IPC found that roughly 15 % of contract manufacturers have received boards for re-fabrication with no usable source data. When you hold a working board but zero digital files, gerber file extraction is the fastest path back to production.
If you are unfamiliar with the format itself, our explanation of what a Gerber file actually contains covers aperture definitions, layer conventions, and how fabricators interpret the data.
How Does the Extraction Process Work?
Our engineers follow a structured seven-step workflow. Each step has defined accuracy gates before the next one begins.
Step 1 — Board Intake and Photography
The bare or populated board is photographed at 2400 DPI minimum using a calibrated flatbed scanner or a high-resolution industrial camera. Both sides are captured, plus oblique-angle shots for component height reference. We log board dimensions with digital calipers (±0.02 mm) and note any visible damage, conformal coating, or potting that must be removed.
Step 2 — Layer Separation
For multilayer boards, we cross-section a sacrificial edge coupon or use controlled delamination to expose inner copper layers. Each internal layer is scanned individually. On boards with 8 or more layers, we use micro-sectioning at three points to confirm stackup symmetry and dielectric thicknesses (typically ±0.05 mm accuracy). Boards with blind and buried vias require additional X-ray imaging to map via spans before delamination.
Step 3 — Image Vectorization
Raster scans are converted to vector geometry using proprietary edge-detection algorithms combined with manual verification. Trace widths are measured against known reference features (pad diameters, BGA pitch) to calibrate any lens distortion. Typical vectorization accuracy: ±0.5 mil (0.013 mm) for trace width, ±1.0 mil (0.025 mm) for positional placement.
Step 4 — Netlist Verification
A netlist is extracted from the vectorized data and compared against continuity measurements taken from the physical board. Every net is probed. Discrepancies—usually caused by internal plane splits or buried vias—are resolved before proceeding. This step catches roughly 2–4 % of connections that vectorization alone misidentifies, especially on dense boards above 12 layers.
Step 5 — DRC and Fabrication Rule Mapping
Design Rule Checks run against IPC-2221B Class 2 or Class 3 constraints (depending on application). Minimum annular ring, trace-to-edge clearance, and drill-to-copper spacing are verified. If the original board violates modern fab rules—common on legacy designs from the 1990s—we flag those areas and propose corrections in a separate engineering report.
Step 6 — Gerber Output and Drill File Generation
Final files are exported as RS-274X Gerber with Excellon drill files. We also supply an aperture list, layer stackup drawing, and a fabrication notes document specifying material (FR-4, polyimide, Rogers, etc.), copper weights, surface finish, and impedance targets if applicable.
Step 7 — Comparison Overlay
The generated Gerber set is overlaid against the original scan imagery at 1:1 scale. Any deviation above 1.0 mil triggers a review. The client receives a PDF overlay report alongside the Gerber package.
What Deliverable Formats Do You Receive?
| Deliverable | Format | Notes |
|---|---|---|
| Copper layers (all) | RS-274X / Gerber X2 | One file per layer |
| Solder mask (top + bottom) | RS-274X | Includes solder-dam checks |
| Silkscreen (top + bottom) | RS-274X | Reconstructed from board markings |
| Paste stencil (top + bottom) | RS-274X | Optional; generated from pad geometry |
| Board outline | RS-274X | Includes cutouts, slots, V-scores |
| Drill data | Excellon (NC drill) | Plated and non-plated separated |
| Stackup drawing | PDF + DXF | Material, thickness, copper weight per layer |
| Fabrication notes | Surface finish, tolerances, IPC class | |
| Overlay comparison | Scan vs. Gerber at 1:1 |
If your fabricator prefers a different output standard, we can also export in ODB++ or IPC-2581. Our comparison of Gerber vs ODB++ vs IPC-2581 explains the trade-offs and when each format adds value.
Accuracy Benchmarks and Realistic Limits
No extraction process is lossless. Understanding the accuracy envelope prevents surprises at fabrication.
- Trace width accuracy: ±0.5 mil (0.013 mm) on outer layers; ±1.0 mil (0.025 mm) on inner layers after delamination.
- Positional accuracy: ±1.0 mil (0.025 mm) referenced to board datum.
- Drill size accuracy: ±0.5 mil. Finished hole sizes are measured; plating thickness is estimated at 1.0 mil unless cross-sectioned.
- Impedance reconstruction: Within ±5 Ω of target for microstrip/stripline when dielectric constant is known. Unknown substrates are tested with a dielectric probe, adding ±0.1 to εr uncertainty.
- Silkscreen fidelity: Readable text is reconstructed; heavily worn or conformal-coated markings may be partially lost.
Boards with extremely fine features—3/3 mil trace/space or 0.3 mm pitch μBGA—require higher-resolution imaging (4800+ DPI or optical microscopy) and carry a 15–20 % longer turnaround due to manual verification density.
Which Board Types Need Gerber File Extraction Most?
Any board can lose its source files, but certain categories appear in our queue disproportionately.
Legacy Industrial Controllers
Equipment from the 1990s and early 2000s often used proprietary CAD systems whose file formats are now unreadable. Extraction is the only viable re-fabrication path. Many of these are straightforward double-sided boards with wide traces, making extraction fast—typically 3–5 working days.
High-Density Multilayer Boards
Server, telecom, and networking boards with 10–20 layers and HDI microvias are the most complex extraction targets. Layer separation must be meticulous, and impedance-controlled pairs need dielectric measurement. Turnaround runs 10–20 working days depending on layer count. Our high-density PCB reverse engineering page details the specific challenges of HDI extraction.
Specialty Substrate Boards
Aluminum-core, metal-core, and high-frequency laminates (Rogers 4350B, Taconic TLY) require substrate identification before the stackup drawing can be completed. We maintain a reference library of over 200 laminate types with measured εr and loss tangent values to match against test results.
Gerber File Extraction vs. Full Reverse Engineering
Clients sometimes confuse gerber file extraction with a full PCB reverse engineering service. Here is the distinction:
| Scope | Gerber File Extraction | Full Reverse Engineering |
|---|---|---|
| Output | Fabrication Gerbers + drill files | Gerbers + schematic + BOM + (optional) firmware |
| Use case | Re-fabricate the identical board | Understand circuit function, modify design, source components |
| Typical turnaround | 3–15 working days | 10–30+ working days |
| Cost range | Lower (physical layer capture only) | Higher (adds schematic capture, component ID) |
| Schematic included | No | Yes |
If you only need to re-order bare boards from a fab house, extraction alone is sufficient and faster. If you need to modify the circuit, source replacement components, or debug functionality, full reverse engineering is the right scope.
Common Failure Modes and How We Mitigate Them
- Delamination damage on inner layers: We use slow thermal ramp-up (2 °C/min) and chemical separation for sensitive laminates to preserve copper integrity.
- Conformal coating obscuring traces: Coatings are chemically stripped in sections, tested first on a non-critical area to confirm no copper attack.
- Corroded or oxidized copper: Micro-etching with ammonium persulfate restores contrast for scanning. Severely corroded areas are flagged with reduced accuracy estimates.
- Missing reference designators: Component outlines are reconstructed from pad geometry; designators are assigned sequentially per IPC-7351 land pattern matching.
Frequently Asked Questions
Can you extract Gerber files from a populated board without removing components?
Outer-layer extraction is possible with components in place using high-resolution photography and X-ray imaging. However, inner-layer extraction on multilayer boards requires delamination, which means components must be removed first. We document every component location and orientation before desoldering so the BOM and placement data are preserved.
How accurate is gerber file extraction compared to the original CAD data?
On outer layers we achieve ±0.5 mil trace width accuracy and ±1.0 mil positional accuracy. Inner layers after delamination are ±1.0 mil on trace width. These tolerances are well within IPC Class 2 fabrication windows and sufficient for identical re-fabrication. The main variable is board condition—heavily worn or corroded boards may see slightly wider tolerances in damaged zones.
What file format should I request from the extraction?
RS-274X (extended Gerber) is the safest universal choice—every fab house on the planet reads it. If your manufacturer supports Gerber X2, that format adds embedded layer-type metadata that reduces misinterpretation. We can also deliver ODB++ or IPC-2581 on request. Our format comparison guide covers the practical differences.
How long does gerber file extraction take for a 6-layer board?
A standard 6-layer FR-4 board with no HDI features typically takes 5–8 working days from board receipt to final deliverable shipment. Boards with impedance-controlled pairs or unusual substrates add 2–3 days for dielectric testing and stackup verification.
Do I need to send multiple board samples?
One sample is usually sufficient for extraction. We recommend sending two if the board is old or fragile—one serves as a reference while the other undergoes delamination. For boards with known defects, a second sample lets us cross-verify questionable areas.
[pcb_cta type=”quote”]
Working on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote