What Is 2 Layer PCB Reverse Engineering?
2 layer PCB reverse engineering is the process of extracting a complete design package — Gerber files, schematic, and bill of materials — from a physical double-sided circuit board when original documentation is lost, obsolete, or never existed. Because only a top copper layer and a bottom copper layer need to be captured, this is the fastest and most affordable category of board-level reverse engineering, with turnaround commonly between 3 and 5 working days for boards under 150 mm × 100 mm.
Why 2-Layer Boards Are the Most Common RE Target
Double-sided FR-4 boards dominate consumer electronics, simple power supplies, LED drivers, sensor interfaces, and legacy industrial controls. When an OEM discontinues a product or a factory closes, the 2-layer board left behind is often the only reference. Our engineers see three recurring scenarios:
- Legacy production restart — a product sold for years, but the original Gerber data was lost in a company transition.
- Competitive benchmarking — an engineering team needs to understand a competitor’s routing, component selection, and thermal strategy on a simple board.
- Repair and spare-part sourcing — field-service teams need an accurate BOM to replace aging components on installed equipment.
In each case, the two-layer stackup simplifies the job: no internal planes to expose through cross-sectioning, no blind or buried vias, and no impedance-controlled inner layers to characterize. That is precisely why 2 layer PCB reverse engineering projects account for roughly half of all board-recovery requests we receive.
How We Perform 2 Layer PCB Reverse Engineering Step by Step
1. Incoming Inspection and Photography
We photograph the bare board (or populated board before desoldering) at 600 DPI minimum using a calibrated flatbed scanner. Both sides are captured with fiducial alignment marks noted. Board dimensions are measured with digital calipers to ±0.05 mm.
2. Component Removal and Cataloging
Every component is desoldered, identified by package and marking, and logged into a preliminary BOM. Cross-referencing against distributor databases lets us flag obsolete parts early and suggest drop-in replacements.
3. High-Resolution Layer Scanning
With components removed, the top and bottom copper layers are scanned at 1200 DPI or higher. Solder mask and silkscreen are captured as separate image layers. On a 2-layer board this step is entirely non-destructive — no milling or chemical etching is required, unlike boards with six or more copper layers.
4. Vectorization and Netlist Extraction
Raster images are converted into vector data in our CAD environment. Traces, pads, vias, and board outline are redrawn with design-rule accuracy. A netlist is then extracted and cross-checked against the physical connectivity using a continuity tester. Typical trace/space accuracy on a 2 layer PCB reverse engineering project: ±1 mil (0.025 mm).
5. Schematic Reconstruction
Using the netlist and identified components, our engineers rebuild a hierarchical schematic. Functional blocks — power, signal conditioning, MCU, connectors — are grouped logically so the schematic is production-ready, not just a flat ratsnest.
6. Output and Verification
Final deliverables undergo a design-rule check (DRC) and an electrical-rule check (ERC). We generate Gerber RS-274X files, an ODB++ package, the schematic in Altium or KiCad format, and a BOM in Excel with manufacturer part numbers, quantities, and suggested alternates.
Deliverable Formats at a Glance
| Deliverable | Format | Included by Default |
|---|---|---|
| Gerber files (top/bottom Cu, mask, silk, drill) | RS-274X + Excellon | Yes |
| ODB++ package | .tgz | Yes |
| Schematic | .SchDoc / .kicad_sch | Yes |
| BOM | .xlsx with MPN, qty, alternates | Yes |
| Pick-and-place file | .csv (X, Y, rotation, side) | On request |
| 3-D STEP model | .step | On request |
How 2 Layer PCB Reverse Engineering Differs from Multilayer
The fundamental advantage is visibility: both copper layers are directly accessible without destructive delamination. That single fact drives faster turnaround, lower cost, and higher first-pass accuracy. Here is how the key variables shift as layer count increases:
| Parameter | 2-Layer | 4-Layer | 6-Layer+ |
|---|---|---|---|
| Destructive processing needed | No | Sometimes (inner planes) | Yes — sequential milling |
| Typical turnaround | 3–5 working days | 5–8 working days | 8–15+ working days |
| Impedance characterization | Rarely needed | Often (differential pairs) | Almost always |
| Starting price range (USD) | $300–$800 | $600–$1,500 | $1,200–$4,000+ |
| Risk of data loss during extraction | Very low | Low–moderate | Moderate–high on inner layers |
If your design has moved beyond two layers, our process scales accordingly — see our notes on four-layer board extraction or eight-layer reverse engineering workflows for specifics.
How Many Layers Does Your Board Actually Need?
Sometimes a 2 layer PCB reverse engineering project reveals that the original design was over-simplified. Trace congestion, missing ground planes, or EMI issues may mean the next revision should move to four layers. Use the calculator below to evaluate whether your component density and signal requirements justify a layer-count change.
PCB design
PCB Layer Count Selector
What your BGA pitch, net count, power rails and speed requirements actually demand.
How this is calculated
Four things drive layer count: escape routing under fine-pitch parts, raw net density, how many power rails need distributing, and whether every signal layer needs its own reference plane. The first and last usually dominate.
Layer count is a step function in price and the step from four to six is the steepest in percentage terms, which is why people try to avoid it. Three respins fighting a routing problem cost more than the extra layer pair would have. The arrangement matters more than the count: adding layers fixes a signal integrity problem only if the new layers give you plane adjacency.
The tool considers net count, component density, and signal-integrity requirements. If the result suggests two layers are sufficient, the reverse-engineered Gerber set can go straight to fabrication. If it recommends four or more, our engineers can redesign the extracted layout into a proper multilayer stackup during the same project.
Common Challenges on 2-Layer Boards (and How We Handle Them)
Corroded or Damaged Copper
Field-returned boards often have oxidized pads or lifted traces. We reconstruct damaged areas by cross-referencing the opposite layer’s routing and the schematic netlist. Sections with more than 15% copper loss may require a physical continuity audit to confirm connectivity.
Unmarked or Counterfeit Components
Cheap 2-layer boards from secondary suppliers sometimes carry components with sanded markings. We use LCR meters, curve tracers, and X-ray inspection to identify passives and active devices. For ICs with no visible marking, decapsulation and die photography can reveal the actual silicon — though this adds 2–3 days.
No Solder Mask or Silkscreen
Some low-cost boards ship without silkscreen or even solder mask. Without reference designators, our BOM is built entirely from pad geometry and electrical measurement. This is slower but fully achievable — we handle roughly 20 such boards per quarter.
Single-Sided Boards Misidentified as Double-Sided
Occasionally a board labeled as “2-layer” is actually single-sided with jumper wires acting as a second routing layer. We identify this during incoming inspection and adjust scope and pricing downward.
Industries That Rely on 2-Layer Board Recovery
Two-layer designs are everywhere, but certain sectors generate the most 2 layer PCB reverse engineering requests:
- IoT and smart-home devices — simple sensor nodes and gateway boards. See our dedicated page on IoT device PCB reverse engineering.
- LED lighting and drivers — constant-current driver boards with aluminum-core or standard FR-4 substrates.
- Motor controllers — small BLDC or stepper driver boards used in appliances and HVAC systems, often covered in our motor control board recovery service.
- Consumer power supplies — AC-DC adapters where the transformer and rectifier sit on a simple 2-layer layout.
- Prototype validation — engineering teams that received a competitor sample and need to benchmark its layout against their own 4-layer design.
Pricing and Turnaround Factors
For a standard 2 layer PCB reverse engineering project (≤200 mm × 150 mm, ≤200 components, no BGA), expect:
- Turnaround: 3–5 working days for Gerber + BOM; add 2 days for full schematic.
- Price range: USD $300–$800 depending on board area, component count, and deliverable scope.
- Rush service: 48-hour express available at 1.5× standard pricing.
Boards with BGAs, fine-pitch QFPs below 0.5 mm, or high component counts (300+) move toward the upper end. We provide a firm quote within one business day of receiving photos or the physical board.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewFrequently Asked Questions
Is 2 layer PCB reverse engineering destructive?
No. Because both copper layers are exposed on the board surface, we capture them with high-resolution scanning — no milling, etching, or delamination. The original board is returned intact alongside the digital deliverables.
Can you reverse-engineer a 2-layer board from photos alone?
We can produce a preliminary layout from high-quality photographs (minimum 600 DPI, both sides, with a scale reference). However, component identification and netlist verification are far more accurate with the physical board in hand. Photo-only projects carry a ±3 mil tolerance versus ±1 mil with the board.
What if my board turns out to need more than two layers?
If analysis reveals the board is actually a 4-layer or 6-layer design — common with boards that have internal ground or power planes hidden under solder mask — we adjust the scope and quote before proceeding. The layer-count calculator above can help you estimate before shipping.
Do you provide assembly-ready files or just Gerbers?
By default we deliver Gerber fabrication files, a BOM with manufacturer part numbers, and a schematic. Pick-and-place files and 3-D STEP models are available on request at no extra charge for 2-layer boards.
How do you handle boards with conformal coating?
Conformal coating (acrylic, silicone, or urethane) is chemically stripped in a controlled process before scanning. Stripping adds roughly half a day to the timeline but does not affect extraction accuracy.
Related Layer-Count Guides
Every additional layer pair introduces new extraction challenges. Explore the guides most relevant to your project:
- 4-layer PCB reverse engineering process
- Reverse engineering 6-layer boards
- 10-layer embedded board extraction
Working on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote