A 6 layer PCB reverse engineering project is the point where board complexity takes a meaningful jump. Two additional buried copper layers—typically dedicated power and ground planes—demand cross-section analysis, controlled-impedance verification, and careful via mapping that simply isn’t required on simpler 4-layer designs. Our engineers handle 6-layer recovery projects routinely, delivering complete Gerber files, schematics, and BOMs with trace/space accuracy down to 3 mil (0.076 mm).
Why 6-Layer Boards Are Harder to Reverse Engineer
On a 4-layer PCB, the two inner layers are usually a ground plane and a power plane—straightforward to image after delamination. A 6-layer board adds two more internal signal or split-plane layers, and that changes the engineering calculus in several concrete ways:
- Buried vias: 6-layer stackups frequently use buried vias (e.g., L2–L5) that are invisible from the surface. These must be located through micro-sectioning or X-ray inspection before any layer can be accurately traced.
- Split planes: Inner power layers often carry 3–5 separate voltage islands (3.3 V, 1.8 V, 1.2 V, etc.). Misidentifying a split boundary by even 10 mil can short two rails in the output Gerber.
- Impedance sensitivity: With a typical 6-layer stackup using 0.062″ (1.6 mm) total thickness, the dielectric between signal and reference layers is often only 4–6 mil of FR-4 or mid-Tg prepreg. Getting the stackup wrong means impedance targets (usually 50 Ω single-ended, 100 Ω differential) won’t match the original design.
- Thinner copper on inner layers: Many 6-layer boards use ½ oz (17.5 µm) copper on inner layers versus 1 oz on outer layers, making traces more fragile during chemical delamination.
How We Approach 6 Layer PCB Reverse Engineering Step by Step
Step 1 — Non-Destructive Imaging
We start with high-resolution optical scanning of both outer layers at 2400 DPI minimum, followed by X-ray imaging to map via structures and confirm the layer count. X-ray also reveals whether the board uses blind vias (surface to inner layer) or buried vias (inner to inner)—critical routing data that guides the delamination sequence.
Step 2 — Controlled Delamination
Each layer is separated using a combination of chemical stripping and precision grinding. For 6-layer boards, we process from the outside in: outer copper removal exposes the first prepreg, then each subsequent laminate is stripped to reveal the next copper layer. Our target registration accuracy between layers is ±2 mil (0.05 mm). Every exposed layer is photographed and digitized before the next removal pass.
Step 3 — Stackup Reconstruction
We measure actual dielectric thicknesses with a calibrated micrometer and cross-section microscopy. A typical 6-layer stackup we encounter looks like this:
| Layer | Function | Typical Cu Weight | Dielectric Below |
|---|---|---|---|
| L1 (Top) | Signal + components | 1 oz (35 µm) | 4–5 mil prepreg |
| L2 | Ground plane | ½ oz (17.5 µm) | 8–10 mil core |
| L3 | Signal / mixed | ½ oz (17.5 µm) | 8–10 mil core |
| L4 | Signal / mixed | ½ oz (17.5 µm) | 8–10 mil core |
| L5 | Power plane (split) | ½ oz (17.5 µm) | 4–5 mil prepreg |
| L6 (Bottom) | Signal + components | 1 oz (35 µm) | — |
Actual stackups vary by manufacturer. We document the measured values and replicate them in the output Gerber fabrication notes so your fab house can match the original impedance profile.
Step 4 — Netlist Extraction and Schematic Generation
Once all six layers are digitized, our CAD team extracts a complete netlist. Every pad, trace, via, and plane connection is verified against the physical board. We then generate a hierarchical schematic organized by functional block—power supply, digital core, analog front-end, I/O—rather than a flat, unreadable single sheet.
How Many Layers Does Your Board Actually Have?
Before committing to a 6-layer project scope, confirm the layer count. Some boards marketed as “6-layer” are actually 4-layer with thick cores, while others that look like 4-layer boards hide two buried planes. Use our layer count selector to estimate based on board thickness, via types, and component density:
PCB design
PCB Layer Count Selector
What your BGA pitch, net count, power rails and speed requirements actually demand.
How this is calculated
Four things drive layer count: escape routing under fine-pitch parts, raw net density, how many power rails need distributing, and whether every signal layer needs its own reference plane. The first and last usually dominate.
Layer count is a step function in price and the step from four to six is the steepest in percentage terms, which is why people try to avoid it. Three respins fighting a routing problem cost more than the extra layer pair would have. The arrangement matters more than the count: adding layers fixes a signal integrity problem only if the new layers give you plane adjacency.
If the tool suggests your board might be an eight-layer design, the project scope, timeline, and cost all increase. Getting this right upfront avoids mid-project surprises.
What Does a 6-Layer Project Cost and How Long Does It Take?
Pricing depends on board area, component density, and whether firmware or IC readout is also required. Here are realistic ranges based on our project history:
| Board Complexity | Approx. Area | Gerber + BOM | Full Schematic Add-On | Turnaround |
|---|---|---|---|---|
| Low (simple routing, ≤200 components) | ≤ 60 cm² | $800–$1,400 | +$400–$700 | 7–9 working days |
| Medium (mixed-signal, 200–600 components) | 60–150 cm² | $1,400–$2,800 | +$700–$1,200 | 9–12 working days |
| High (fine-pitch BGA, impedance-controlled, 600+ components) | 150+ cm² | $2,800–$4,500+ | +$1,200–$2,000 | 12–18 working days |
These are starting ranges, not fixed quotes. Boards with blind and buried vias, or those requiring rigid-flex board recovery techniques, typically fall at the upper end.
6-Layer vs. Adjacent Layer Counts — What Actually Changes?
Engineers often ask whether the jump from 4 to 6 layers is proportionally as complex as going from 6 to 10. Here’s a practical comparison:
| Factor | 4-Layer | 6-Layer | 10-Layer |
|---|---|---|---|
| Delamination passes | 2 | 4 | 8 |
| Buried via risk | Rare | Common | Very common |
| Split plane complexity | 1–2 rails | 3–5 rails | 5–10+ rails |
| Impedance-critical nets | Few | Moderate | Many (DDR, LVDS, etc.) |
| Typical turnaround | 5–7 days | 7–12 days | 14–20 days |
| Cost multiplier vs. 4-layer | 1× | 1.5–2× | 2.5–3.5× |
The 4-to-6 jump is where most projects first encounter buried vias and multi-rail split planes—it’s a genuine complexity inflection point. Moving beyond 6 layers to 10-layer multilayer board recovery adds more passes but uses the same fundamental methodology.
Common 6-Layer Applications We See
Six-layer boards hit a sweet spot between cost and routing density. The most frequent 6-layer projects that come through our lab include:
- IoT gateways and edge devices — compact boards with Wi-Fi/BLE modules, an ARM Cortex-M or -A processor, and 3–4 voltage rails. Many of these also require IoT device board cloning and firmware recovery.
- Motor drive controllers — mixed power and signal layers where the inner planes carry high-current copper pours alongside sensitive gate-drive traces.
- Medical instrument front-ends — low-noise analog boards where the extra ground plane isolation between L2 and L5 is essential for signal integrity.
- Industrial PLCs and sensor hubs — legacy equipment boards where the OEM no longer supplies replacements.
Deliverables for a 6-Layer Project
- Gerber RS-274X files — all 6 copper layers, solder mask (top/bottom), silkscreen (top/bottom), paste layers, drill file (Excellon), and board outline.
- Stackup specification — measured dielectric thicknesses, copper weights, material type (FR-4, mid-Tg, high-Tg), and impedance notes.
- Bill of Materials (BOM) — every component identified by manufacturer part number, package, and value. Cross-referenced against current distributor availability where possible.
- Schematic (optional add-on) — hierarchical, block-organized, with net names matching the Gerber netlist.
- Centroid / pick-and-place file — for direct use in SMT assembly.
What Can Go Wrong — and How We Mitigate It
Honesty matters more than marketing. Here are real failure modes on 6-layer projects and our countermeasures:
- Layer misregistration during delamination: Chemical stripping can shift thin inner layers. We use fiducial alignment marks and multi-point registration to keep error under ±2 mil.
- Trace damage on ½ oz inner layers: Aggressive etching can destroy fine traces (3–4 mil). We use staged, low-concentration chemistry and verify against X-ray images taken before delamination.
- Unidentified blind vias: If a via connects L1 to L2 only, it’s invisible once L1 copper is removed. Pre-delamination X-ray catches these, but boards with heavily filled vias can still be tricky—we flag any uncertain connections in the deliverable and note them for your verification.
If your project involves higher layer counts—say a 12-layer multilayer board—these same risks multiply, and we adjust our process accordingly.
Frequently Asked Questions About 6 Layer PCB Reverse Engineering
How do I confirm my board is actually 6 layers before ordering?
Measure total board thickness with calipers. A standard 6-layer FR-4 board is typically 1.6 mm (0.062″), the same as many 4-layer boards, so thickness alone isn’t conclusive. Look for buried vias (holes visible on inner layers via X-ray but not on the surface) and count distinct copper planes under a backlight. Our free project intake evaluation includes layer-count confirmation at no charge.
Can you reverse engineer a 6-layer board from just one sample?
Yes—one sample is the standard requirement. Delamination is destructive, so the sample board is consumed during the process. If you need a non-destructive approach (e.g., the board is your only working unit), we can attempt X-ray-only extraction for outer and plane layers, but inner signal layers will have reduced accuracy. We recommend providing at least one sacrificial unit for best results.
What file formats do you deliver for a 6-layer reverse engineering project?
Standard deliverables are Gerber RS-274X (or Gerber X2), Excellon drill files, and a BOM in Excel format. We can also export to Altium Designer (.PcbDoc), KiCad, or Eagle formats on request. Schematics are delivered as PDF and in native EDA format.
Is impedance matching guaranteed on the reproduced board?
We document measured stackup dimensions and calculate impedance profiles per IPC-2141. When your fabrication house follows our stackup notes exactly—including specified prepreg and core materials—impedance typically matches within ±5–8% of the original. We cannot guarantee the fab house’s execution, but our data gives them what they need to hit the target.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewWorking on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote