Blind Buried Via PCB Copy Guide | Via Span Mapping

A blind buried via PCB copy guide matters because hidden interconnects are the single largest source of error in multilayer board duplication. Blind vias connect an outer layer to one or more inner layers without passing through the full stackup; buried vias sit entirely inside the board, invisible from both surfaces. Copying these structures demands cross-section analysis, controlled de-layering, and careful span mapping—steps that generic PCB copy workflows skip or underestimate.

Why Blind and Buried Vias Make PCB Copying Harder

A standard through-hole via is visible on both sides of the board and shows up clearly in X-ray imaging. Blind and buried vias do not. On a 10-layer HDI board, a buried via connecting L3–L8 is completely hidden. A blind via from L1–L4 looks like a pad on the top surface but reveals nothing about its termination depth without destructive or advanced non-destructive inspection.

The consequences of missing a via span are severe. If you map a blind via as a through-hole, the fabricator drills the full stackup, potentially shorting to planes or traces on layers the via was never meant to reach. If you miss a buried via entirely, you lose a critical net connection and the cloned board fails at power-on.

Common Via Types and Their Visibility

How Does the Blind Buried Via PCB Copy Guide Approach Span Identification?

Mapping hidden via spans accurately requires combining multiple inspection methods. No single technique catches everything. Our engineers use a three-stage protocol that balances speed with accuracy, typically completing span identification in 2–4 working days for boards up to 16 layers.

Stage 1: Non-Destructive Imaging

We start with high-resolution X-ray inspection (5 µm feature resolution). X-ray reveals the approximate depth and diameter of vias, differentiating through-holes from shorter structures. On boards with 6 or fewer layers, X-ray alone often resolves blind via spans. On 8+ layer boards, buried vias between inner layers with similar copper density become ambiguous—copper planes mask the via barrels.

Electrical continuity probing supplements X-ray data. By probing known nets from accessible test points, we confirm which layers a via actually connects. This is especially useful for verifying blind via termination depths.

Stage 2: Controlled De-layering

For boards where X-ray leaves ambiguity—typically 8–16 layer HDI designs—we perform controlled chemical or mechanical de-layering on a sacrificial sample. Each layer is photographed at 2400 DPI or higher, and via pads are cataloged per layer. A via pad present on L3 and L7 but absent on L4–L6 tells us the via spans L3–L7. A pad on L1–L3 with no continuation below confirms a blind via.

De-layering consumes one board. If you only have a single sample, we discuss this constraint upfront—sometimes surface photography and X-ray data together can narrow span possibilities enough to proceed with verification prototypes.

Stage 3: Cross-Section Microsection

When stacked or staggered micro-vias are present (common on smartphone, SSD, and networking boards), we cut microsections at strategic locations. A polished cross-section under 200×–500× magnification reveals exact via depth, copper fill quality, and whether vias are stacked, staggered, or offset. This data feeds directly into the stackup definition and drill file generation.

Stackup Reconstruction: The Foundation of Accurate Via Mapping

You cannot define blind and buried via spans without first reconstructing the board’s stackup. Layer thickness, prepreg type, and core arrangement determine which via spans are even manufacturable. A via spanning L1–L4 on a 10-layer board is only possible if L1–L4 form a sub-lamination that gets drilled before final press-up.

Stackup Parameters We Extract

• Total board thickness: measured with a micrometer (typical range 0.8–3.2 mm)
• Individual layer spacing: from microsection measurements, accuracy ±0.5 mil
• Core vs. prepreg identification: distinguishes lamination stages
• Copper weights: typically 0.5 oz–2 oz; affects impedance and etch compensation
• Sequential lamination count: determines how many drill cycles the fab needs

Getting the stackup wrong means the fabricator cannot physically produce the via spans you specify. A buried via from L4–L7 requires that those layers be drilled as a sub-assembly before outer layers are added. If your stackup doesn’t reflect the original lamination sequence, the board is unfabricable—or worse, it gets built with compromised reliability.

Translating Via Maps into Gerber and Drill Files

Once every via span is identified, we generate separate drill files for each span group. A 10-layer board with through-holes, L1–L3 blind vias, L8–L10 blind vias, and L4–L7 buried vias requires four distinct drill files. Each file specifies hole diameters (typically 0.1 mm for micro-vias, 0.2–0.35 mm for standard blind/buried, 0.25–0.5 mm for through-holes), tolerances, and plating requirements.

The Gerber layer set includes pad definitions on every relevant layer for each via type. A blind via from L1–L3 gets pads on L1, L2, and L3 but no pads on L4–L10. Missing or extra pads cause opens, shorts, or fabrication rejections. Our complete deliverables package includes annotated drill span tables alongside the Gerber set so the fabricator has zero ambiguity.

Drill File Summary Example (10-Layer Board)

What Goes Wrong: Failure Modes in Blind Buried Via PCB Copy Projects

Our engineers have cataloged recurring failure modes from boards that arrive after a failed copy attempt elsewhere. These are the most common:

• Span misidentification: A blind via mapped as through-hole. The drill penetrates a power plane on L6, creating a short that only appears under load. Diagnosis takes hours; the root cause is a 30-second oversight during via cataloging.
• Missing buried vias: Buried vias between inner ground/power planes are overlooked because X-ray contrast is low against solid copper. The cloned board boots but exhibits signal integrity failures—crosstalk, ringing, or EMI—because return-path stitching vias are absent.
• Incorrect micro-via stacking: Stacked micro-vias mapped as single-span blind vias. The fabricator produces a single deep laser drill instead of sequential build-up. The via barrel cracks after thermal cycling.
• Stackup mismatch: Via spans defined without matching the lamination sequence. The fabricator rejects the job or substitutes a different stackup, shifting impedance by 8–15%.

Every one of these failures is preventable with proper cross-section work and stackup verification. If you are evaluating a full board copy vendor, ask specifically how they handle buried via identification—if the answer is “X-ray only,” expect problems on anything above 6 layers.

When to Use Cross-Section vs. X-Ray vs. Electrical Probing

Cost and Timeline Impact of Hidden Vias

Blind and buried vias add 30–60% to the engineering time of a PCB copy project compared to an equivalent through-hole-only board. A standard 8-layer through-hole board might take 5–7 working days for full Gerber extraction. The same board with blind and buried vias typically requires 8–12 working days because of the additional de-layering, microsection, and span-verification steps.

Fabrication cost also increases. Each additional drill cycle adds $150–$400 to the prototype run, depending on the fab house. Sequential lamination for stacked micro-vias can double the bare-board price. These are real costs that should factor into your copy-to-manufacturing pipeline budgeting.

Preparing Your Board for a Blind Buried Via PCB Copy Project

To get the fastest, most accurate result, send us:

• At least two identical boards—one for non-destructive analysis, one for de-layering. Three samples are ideal for HDI designs.
• Any existing documentation: schematics, partial Gerber sets, or even a datasheet mentioning the stackup. Partial data accelerates verification.
• Known-good functional status: tell us if the board works. A non-functional board may have damaged vias that skew our measurements.
• Target application context: impedance-controlled? High-current? Knowing the design intent helps us flag anomalies during extraction.

After extraction, every project goes through our quality inspection process including DRC, net comparison against probed data, and via-span audit before files ship.

Frequently Asked Questions About Blind Buried Via PCB Copy

Can you copy a PCB with buried vias using only X-ray?

X-ray alone works reliably for through-hole and simple blind vias on boards up to about 6 layers. For buried vias on 8+ layer boards, X-ray provides useful initial data but lacks the resolution to confirm exact span termination when vias pass between dense copper planes. Cross-section de-layering is needed to reach >98% accuracy on these designs.

How many sample boards do I need to send for an HDI board copy?

We recommend a minimum of two boards: one stays intact for non-destructive X-ray and electrical testing, while the second is consumed during de-layering and microsection. For complex HDI with stacked micro-vias (10+ layers), three samples give us the flexibility to section at multiple locations without losing our reference board.

Do blind and buried vias affect the fabrication cost of the cloned board?

Yes, significantly. Each unique via span requires a separate drill cycle during fabrication. A board with four span groups costs roughly 40–80% more to fabricate than a through-hole-only equivalent. Sequential lamination for micro-via stacks can double the bare-board prototype price. We include fabrication cost estimates with every cost reduction redesign review.

What file formats will I receive for the via drill data?

You receive Excellon drill files (one per via span group), a drill span table in PDF, and Gerber RS-274X layers with correct pad definitions per span. ODB++ output is available on request. All files are verified against IPC-2581 naming conventions so any competent fabricator can process them without guesswork.

Related reading

• Oct 2026dsPIC33E-CH Unlock | Feasibility, Cost & Lead Time
• Oct 2026PIC IC Unlock | Supported Families & Readout Guide
• Oct 2026dsPIC33C Crack | Protection Levels & Recovery Guide