Can You Copy a Multilayer PCB? Layer Count Limits

Can You Copy a Multilayer PCB?

Yes, you can copy a multilayer PCB. Our engineers routinely reverse-engineer boards from 4 layers up to 32+ layers, producing complete Gerber files, drill data, stackup documentation, and BOMs. The process is more involved than copying a 2-layer board—each additional layer pair introduces new variables in impedance, via structure, and material identification—but with cross-sectional micro-sectioning, X-ray imaging, and controlled chemical delamination, multilayer PCB copying is a solved problem with predictable outcomes.

Why Multilayer Boards Are Harder to Copy

A single-sided or double-sided PCB is essentially what-you-see-is-what-you-get. You scan both surfaces, identify components, and generate artwork. A multilayer PCB hides most of its routing between laminated copper planes that cannot be optically inspected without destructive or semi-destructive preparation.

Here is what actually changes as layer count increases:

Each delamination step requires precise grinding or chemical etching to expose one copper layer at a time without damaging the layer beneath it. On a 16-layer HDI board, that means at least 8 carefully controlled exposures, each photographed at 2400+ DPI, registered to fiducials, and digitized into CAD.

How We Reconstruct the Stackup

The stackup—the sequence of copper layers, prepreg, and core thicknesses—determines impedance, crosstalk, and thermal performance. Getting it wrong means the copied board may pass visual inspection but fail electrically.

Cross-Section Micro-Sectioning

We cut a coupon from a non-critical area (or a sacrificial board if available) and mount it in epoxy. Polishing and microscopy reveal the exact layer-to-layer distances in microns. A typical FR-4 4-layer board might show a 1.0 mm core between L2 and L3 with 0.2 mm prepreg on each outer pair. On a 12-layer board using Isola 370HR, we often see alternating 0.1 mm prepreg and 0.15 mm core with ±0.02 mm variation—details that matter for 50 Ω single-ended or 100 Ω differential pairs.

Material Identification

Not all multilayer boards use standard FR-4. High-frequency designs may use Rogers 4350B (Dk 3.48 ± 0.05), Megtron 6 (Dk 3.4 ± 0.04), or polyimide for flex-rigid sections. We identify the dielectric constant through impedance test coupon measurement or, when a coupon is unavailable, TDR (Time Domain Reflectometry) on controlled-impedance traces already on the board. This narrows the material to a specific family so the fabrication house can match it.

Via Structure Mapping

Blind vias (connecting an outer layer to one or two inner layers), buried vias (entirely internal), and microvias (laser-drilled, typically ≤ 0.15 mm diameter) each require different drill files and sequential lamination instructions. On boards above 10 layers, stacked microvias are common—these connect three or more layers in a single vertical column and demand specific fab process notes. We map every via type with X-ray imaging before any delamination begins, so the drill program is complete before artwork generation starts.

What Layer Count Changes in the Copying Process

The question most engineers actually want answered is: does higher layer count reduce accuracy or increase risk of error? The honest answer is yes, marginally—but the risk is managed with process controls.

• Registration tolerance: On a 4-layer board, layer-to-layer registration is typically within ±0.05 mm (2 mil). By 16 layers, cumulative alignment error can reach ±0.1 mm if fiducials are poorly preserved. We mitigate this with multi-point registration using at least 4 fiducials per layer.
• Trace/space resolution: Inner-layer traces on 2-layer boards are usually 8 mil / 8 mil or wider. Dense multilayer boards—especially BGA breakout regions on 12+ layer boards—drop to 3.5 mil / 3.5 mil (0.089 mm). Our scanning and vectorization pipeline resolves down to 3 mil, but below that we flag the board for manual verification.
• Impedance matching: A 2-layer board rarely has controlled impedance. A 6-layer board almost always does. By 10+ layers, there may be 4–6 different impedance classes on one board. Each must be documented in the stackup notes for the fab house.
• Copper weight variation: Inner layers may use 0.5 oz copper while outer layers use 1 oz or 2 oz. On power-distribution layers in 8+ layer boards, 2 oz inner copper is common. Incorrect copper weight specification causes impedance drift of 5–10%.

Which IPC Class Should Your Copy Target?

When we deliver Gerber files for a copied multilayer PCB, the fabrication tolerances depend on the IPC-A-600/IPC-6012 class. Class 2 covers most commercial and industrial electronics. Class 3 applies to high-reliability applications—medical, aerospace, military—where tighter annular ring, plating thickness, and registration tolerances are mandatory.

Use the tool below to determine which IPC class applies to your board based on its end-use environment. This directly affects the fabrication notes we include in the deliverable package.

If your board targets IPC Class 3, expect annular ring minimums of 0.05 mm (vs. 0.025 mm for Class 2), minimum plating thickness of 25 µm in through-holes, and tighter positional accuracy. These requirements don’t change the reverse-engineering process itself, but they change the fabrication documentation we generate—and they add roughly 15–25% to fabrication cost at the board house.

Real Constraints and Failure Modes

Honesty matters more than a sales pitch. Here is where multilayer PCB copying can run into trouble:

Boards with Filled and Capped Vias

Some HDI designs use vias filled with conductive or non-conductive epoxy and then capped with copper. During delamination, the fill material can obscure the via landing on inner layers. X-ray pre-screening catches most of these, but on boards with 500+ filled vias, manual spot-checks add 1–2 days to the timeline.

Embedded Components

A small but growing number of multilayer boards embed passive components (resistors, capacitors) within the laminate. These are invisible from the surface. Cross-sectioning reveals them, but only if the coupon is taken from the right area. If you know your board has embedded passives, tell us before we start—it changes the delamination strategy.

Flex-Rigid Transitions

A 10-layer rigid-flex board isn’t just 10 rigid layers. The flex section may carry only 2–4 layers with polyimide dielectric, while the rigid sections carry the full stack. The transition zone requires separate artwork, separate drill files, and separate stackup documentation. This roughly doubles the engineering time compared to a pure rigid board of the same layer count.

Deliverables You Receive

You can review completed multilayer projects in our portfolio to see the range of boards we have handled, from 4-layer industrial controllers to 24-layer telecom backplanes.

How Location Affects the Process

Multilayer PCB copying is a remote-friendly service. You ship the board (or boards) to our lab, and we return digital files. Engineers across Europe and Asia regularly use this workflow. For example, clients shipping from Germany can use our Berlin-area PCB copy service logistics path, while those in the UK often route through our Manchester shipping process. The engineering work is identical regardless of origin—only transit time varies.

When Copying a Multilayer PCB Isn’t Worth It

Not every multilayer board justifies the cost of reverse engineering. A rough decision framework:

• Worth it: The original design files are lost, the OEM is defunct, you need to maintain legacy equipment, or you need a second-source fab option for supply-chain resilience.
• Probably not worth it: The board is a commodity module (e.g., a Raspberry Pi compute module) where buying new units is cheaper than copying. Or the board contains a single custom ASIC that cannot be sourced—copying the PCB is pointless if the key IC is unobtainable.
• Ask first: Boards with BGA-only ICs on inner pads, 20+ layers, and multiple flex sections. We can do it, but the cost may exceed $3,000–$8,000 for engineering alone. A feasibility check saves everyone time.

Related reading

• Oct 2026NXP LPC17 Unlock | Feasibility, Cost & Lead Time
• Oct 2026Altera IC Unlock | Families We Can Read & Recover
• Oct 2026NXP LPC11 Crack | Protection Levels & Firmware Recovery