PCB Documentation Recovery | Rebuild Your Lost Design Package

PCB Documentation Recovery: Rebuilding the Design Package You Never Got

PCB documentation recovery is the process of reverse-engineering a physical circuit board to reconstruct its full design package—Gerber files, schematic, bill of materials (BOM), stackup specification, and assembly drawings—when originals are missing, outdated, or were never handed over by the original manufacturer. Recovery typically takes 5–15 working days for boards up to 8 layers and yields production-ready output in standard formats (ODB++, Gerber RS-274X, PDF schematics, Excel/CSV BOMs).

Why Design Files Go Missing

Lost documentation is not unusual. It is, in fact, one of the most common pain points in electronics manufacturing and field support. The root causes fall into a few predictable categories:

• OEM/CM lock-in: The contract manufacturer owns the tooling files and will not release them when the relationship ends. This is especially common with boards produced in Asia under turnkey contracts.
• Obsolete equipment: Legacy systems from the 1990s–2000s often shipped with zero design data. When the OEM goes bankrupt or discontinues support, the board becomes a black box.
• Version drift: Engineering changes were made in production but never back-annotated into the master Gerber set. The “official” files no longer match the board in the field.
• Acquisition or restructuring: IP transfers during mergers routinely lose PCB source files, especially when EDA licenses lapse and native project files become unreadable.
• Fire, flood, ransomware: Physical and cyber disasters destroy archives. If the backup strategy was “the CM has a copy,” you may have nothing.

In every case the recovery path is the same: start from the physical board and work backward.

What Does a Recovered Documentation Package Include?

Not every project requires every deliverable. A repair depot may only need the BOM and bare-board Gerbers. A second-source qualification may require the full package plus impedance simulation data. We scope deliverables to your actual need, which keeps cost and turnaround realistic.

How PCB Documentation Recovery Works—Step by Step

1. Board intake and imaging

We photograph both sides at 2400 DPI minimum using a calibrated flatbed scanner. For multilayer boards, X-ray imaging captures internal copper features, via positions, and plane splits without destroying the sample. A second sample is reserved for destructive cross-sectioning if stackup verification is required.

2. Layer-by-layer extraction

Surface layers are scanned optically. Inner layers of multilayer boards are exposed through controlled chemical etching or micro-sectioning, then scanned individually. Each image is registered to a common origin using fiducial marks or mounting holes. Accuracy target: ±0.5 mil (12.7 µm) for trace position, ±0.2 mil for pad geometry.

For complex multilayer boards, our engineers follow a detailed step-by-step reverse-engineering process that ensures no layer is missed or misaligned.

3. Vectorization and CAD rebuild

Raster images are converted to vector CAD data. Automated pattern recognition handles standard pads, vias, and traces, but manual cleanup is always required—especially around BGA escape routing, teardrops, and copper pours with irregular thermal relief. Our engineers verify every net against the physical board, not just the algorithm output.

4. Component identification and BOM build

Every component is cataloged: package type, value (measured if markings are unreadable), and manufacturer part number. Passives below 0201 often have no markings; we measure capacitance, resistance, or inductance in-circuit or after desoldering. ICs are identified by die markings, package outline, and pin count cross-referenced against distributor databases.

5. Schematic reconstruction

Using the extracted netlist and BOM, our engineers draw a logically organized schematic—grouped by functional block (power supply, digital core, analog front-end, I/O). This is not a flat rat’s-nest; it is a readable engineering document with hierarchical sheets where complexity warrants it.

6. Stackup and impedance recovery

Cross-section measurements give us dielectric thickness (±0.1 mil), copper weight, and prepreg/core material type. From these we reconstruct the original stackup specification and run impedance calculations (single-ended and differential) to verify controlled-impedance traces meet IPC-2141 targets. Typical recovered impedance accuracy: ±5% of measured TDR values.

7. Verification and DRC

The completed Gerber set undergoes design-rule checking against the board’s fabrication class (IPC-6012 Class 2 or 3). Netlist-versus-schematic comparison confirms 100% connectivity match. We provide a discrepancy report for anything ambiguous—e.g., a via that could be 10 mil or 12 mil based on wear, or a component whose marking is partially obscured.

8. Deliverable handoff

Files are packaged in the format you specify. We include a revision-controlled release note listing assumptions, measured values, and any open items. If you need the data in a specific EDA tool’s native format, we export accordingly.

What Makes Documentation Recovery Difficult?

Not all boards are equal. Here are the variables that drive complexity, cost, and risk:

Boards with dense BGA routing or controlled-impedance requirements demand more engineering time and cross-section work. A 4-layer board with standard 6/6 mil rules might take 5 working days; a 12-layer HDI board with blind vias can take 15+ days and requires at least two physical samples.

Realistic Timelines and Pricing Signals

We quote every project individually after evaluating the board, but here are the ranges our clients typically see:

• 1–2 layer, simple: 3–5 working days, starting around $300–$600 for the full package.
• 4-layer, moderate density: 5–8 working days, $800–$2,000.
• 6–8 layer, controlled impedance: 8–12 working days, $2,000–$5,000.
• 10–20 layer HDI: 12–20 working days, $5,000–$15,000+, depending on BGA count and via structure.

These ranges cover the documentation package only. If you also need production-ready replication (prototype fabrication and assembly), that is quoted separately based on quantity and component sourcing.

Who Needs PCB Documentation Recovery?

Field service and repair operations

Without schematics and BOMs, depot-level repair becomes trial-and-error. Recovered documentation cuts diagnostic time dramatically and enables component-level repair instead of board swaps.

Defense and aerospace sustainment

Military programs routinely face DMSMS (Diminishing Manufacturing Sources and Material Shortages) on boards whose OEMs no longer exist. Recovery of the technical data package is often the only path to re-procurement. Our work on military-grade boards follows IPC-6012 Class 3 and MIL-PRF-31032 where applicable.

Second-source qualification

If your sole-source CM is a risk, recovered Gerbers and BOMs let you qualify a second fabricator without depending on the incumbent to release files.

Product redesign and cost reduction

You cannot redesign what you cannot see. A recovered schematic becomes the baseline for value-engineering, component substitution, or migration to a smaller form factor.

Common Failure Points and How We Mitigate Them

• Conformal coating obscuring markings: We use chemical stripping (MIL-I-46058C compatible solvents) or laser ablation to expose component markings without damaging the board.
• Corroded or delaminated inner layers: If copper has been compromised, X-ray imaging may still capture enough geometry. We flag any areas where confidence is below 95% in the discrepancy report.
• Unmarked custom/ASIC ICs: We document the pinout and package but cannot recover internal die logic. The BOM entry will note “custom IC—functional equivalent unknown.”
• Single-sample constraint: Non-destructive X-ray and TDR measurement can extract a surprising amount of data, but stackup accuracy drops from ±0.1 mil to ±0.5 mil without a cross-section.

Quality Checks Built Into Every Recovery

Every recovered file set passes through our quality inspection process: DRC against fabrication rules, netlist-vs-schematic audit, BOM cross-check against distributor availability, and a final peer review by a second engineer who did not work on the extraction. We deliver a signed-off inspection report with every package.

Related reading

• Oct 2026Maxim IC Unlock | Families We Can Read & Recover
• Oct 2026Dialog IC Unlock | Families We Can Read & Recover
• Oct 2026Nordic IC Unlock | Families We Can Read & How