Industrial control board reverse engineering is the process of recovering complete design data—schematic, Gerber files, bill of materials, and optionally firmware—from a physical industrial PCB when original documentation is lost, obsolete, or unavailable. Our engineers routinely handle PLC CPU modules, VFD gate-driver boards, DCS I/O cards, and HMI interface boards ranging from 4 to 12 copper layers, delivering production-ready files that let you manufacture replacement boards or redesign around obsolete components.
Why Industrial Control Boards Need Reverse Engineering
Industrial equipment often runs for 15–30 years. When a single control board fails and the OEM has discontinued the part, the entire production line stops. Replacement boards on the secondary market—if available at all—can cost 5–20× the original price and ship with no warranty. Reverse engineering the board gives you the design files to fabricate new units on demand, eliminating single-source risk.
Common triggers we see from plant engineers and maintenance teams:
- End-of-life OEM notice — Siemens, Allen-Bradley, ABB, and Mitsubishi regularly discontinue older modules.
- Catastrophic board failure — power surge, coolant leak, or capacitor aging takes out the only spare.
- Second-sourcing for fleet standardization — operators running 50+ identical machines need a reliable supply chain for spares.
- Design improvement — upgrading a known-weak section (e.g., replacing electrolytic caps with solid polymer, swapping an obsolete ASIC with an FPGA equivalent).
The same pressures apply to adjacent sectors. Elevator control board recovery projects and oil and gas field electronics share many of the same multi-layer, mixed-signal challenges described below.
What Types of Industrial Control Boards Can Be Reverse Engineered?

| Board Type | Typical Layer Count | Key Challenges | Common ICs |
|---|---|---|---|
| PLC CPU Module | 6–10 | BGA MCU, fine-pitch QFP, dense ground planes | Renesas RX, NXP MPC5xxx, TI TMS320 |
| VFD / Inverter Gate Driver | 4–6 | High-voltage isolation, thick copper (2–3 oz), creepage constraints | Infineon EiceDRIVER, IGBT modules |
| DCS I/O Card | 6–8 | Analog precision (16–24 bit ADC), EMC shielding, conformal coating | AD7768, TI ADS131 |
| HMI Interface Board | 4–6 | LCD/TFT connector pinouts, backlight driver, touch controller | STM32F4/F7, SSD1963 |
| Safety Relay / SIL-rated Module | 4–8 | Redundant channels, certified layout rules, watchdog circuits | Dual-channel safety MCUs |
| Motion / Servo Controller | 8–12 | Impedance-controlled differential pairs, encoder interfaces | Xilinx Spartan, TI C2000 |
For boards that combine the PCB with populated component data, a full board-plus-assembly data recovery engagement captures placement coordinates, polarity marks, and solder-paste stencil data alongside the bare-board Gerbers.
Our 7-Step Industrial Control Board Reverse Engineering Process
Step 1 — Intake & Visual Inspection
We photograph the board at 600 DPI minimum on both sides, catalog every component (including unmarked passives measured with an LCR meter at 1 kHz and 100 kHz), and record board dimensions to ±0.05 mm using a calibrated optical CMM. Conformal coating, if present, is chemically stripped without damaging silkscreen or solder mask.
Step 2 — Component Removal & Layer Imaging
Surface-mount parts are removed with hot-air rework. For boards up to 6 layers, high-resolution scanning (1200 DPI optical + 2400 DPI interpolated) of each copper layer after controlled chemical etching gives us the trace artwork. For 8–12 layer boards, we supplement with X-ray laminography to map buried and blind vias before any destructive delamination.
Step 3 — Gerber Reconstruction
Scanned images are vectorized into CAD data (Altium, KiCad, or PADS per client preference). Trace widths are matched to the nearest standard value—typically 6 mil / 0.15 mm for signal, 15–40 mil for power, with ±0.5 mil accuracy. Pad geometries are cross-referenced against IPC-7351B land-pattern libraries.
Step 4 — Netlist Extraction & Schematic Capture
Every net is traced from the Gerber data and a hierarchical schematic is drawn, grouping by functional block: power supply, MCU core, communication interfaces (RS-485, CAN, EtherCAT), analog front-end, and I/O drivers. Net names follow IEC 81346 or the client’s convention.
Step 5 — BOM Generation & Cross-Referencing
Each component is identified by manufacturer part number. For obsolete parts (common on 10+ year-old industrial boards), we provide a recommended modern equivalent with electrical and footprint compatibility notes. A typical 6-layer PLC board yields a BOM of 300–800 unique line items.
Step 6 — Design Rule Check & Simulation
Reconstructed Gerbers pass a full DRC against the target fab’s capabilities (minimum trace/space, annular ring, drill-to-copper clearance). On impedance-sensitive boards—EtherCAT, PROFINET, high-speed encoder lines—we run 2D field-solver impedance verification targeting ±10% of the calculated Z₀, typically 90–100 Ω differential.
Step 7 — Prototype Fabrication & Validation
We fabricate 3–5 prototype boards using the recovered files and populate them via SMT and through-hole assembly. Functional testing is performed against the original board: power rail accuracy (±2% of nominal), signal integrity eye-diagram comparison on high-speed buses, and thermal imaging under load to confirm copper weight and via thermal relief are correct.
Typical Tolerances and Deliverables
| Parameter | Specification |
|---|---|
| Board dimension accuracy | ±0.05 mm (±2 mil) |
| Trace width accuracy | ±0.5 mil / ±0.013 mm |
| Drill hole position | ±0.05 mm from original |
| Via type support | Through, blind, buried, micro-via |
| Layer count range | 1–16 layers (most industrial: 4–12) |
| Impedance match | Within ±10% of target Z₀ |
| Deliverable formats | Gerber RS-274X, ODB++, Altium .PcbDoc, KiCad .kicad_pcb, schematic PDF + native, BOM (Excel + CSV), pick-and-place centroid file, NC drill (Excellon 2) |
| Turnaround (4-layer board) | 7–12 working days |
| Turnaround (8–12-layer board) | 15–25 working days |
What Can Go Wrong — Honest Failure Modes

Industrial control board reverse engineering is not risk-free. Our engineers flag these issues up front during feasibility review:
- Burned or corroded traces: If a power section has carbonized copper, trace routing in that zone must be inferred from the schematic and surrounding netlist context. Accuracy drops from ±0.5 mil to ±2–3 mil in damaged areas.
- Potting compound removal: Epoxy-potted sections (common on VFD gate drivers) require mechanical milling that can damage fine-pitch components. Success rate for recovering potted sub-circuits is roughly 85–90%.
- Custom or mask-programmed ASICs: If the board uses a custom gate array with no datasheet, we can map pin functions through probing and boundary-scan but cannot replicate the internal logic. An FPGA-based functional equivalent is sometimes possible, adding 2–4 weeks.
- Firmware-locked MCUs: Read-protection (RDP level 2 on STM32, code-protect on PIC) may prevent firmware extraction. We only attempt authorized recovery with proof of IP ownership.
- Inner-layer registration shift: On older boards manufactured with loose tolerances, inner layers may be offset 3–5 mil from the drill pattern, requiring manual alignment correction during vectorization.
Cost Factors for Industrial Control Board Reverse Engineering
Pricing depends on complexity, not just board size. Here are the primary cost drivers:
- Layer count: A 4-layer board with 200 components starts around $800–$1,500; a 10-layer board with 600+ components and BGA devices typically falls in the $3,000–$6,000 range.
- Component density and package types: BGA, QFN with exposed pads, and 0201 passives require X-ray imaging and add 15–25% to the base cost.
- Firmware recovery: If needed and authorized, MCU readout adds $200–$1,200 depending on protection level and device family.
- Urgency: Rush service (50% of standard turnaround) carries a 40–60% surcharge.
- Quantity of unique boards: Multi-board projects (e.g., a PLC rack with CPU + 3 I/O cards) receive volume pricing on shared setup costs.
Industrial Sectors We Serve
Industrial control boards span dozens of verticals. Beyond general factory automation, our team regularly works with:
- CNC machine and legacy servo drive controllers — often 15–25 year-old designs with discontinued Motorola or Fujitsu MCUs.
- Water and wastewater treatment — SCADA remote terminal units with RS-485/Modbus interfaces and 4–20 mA analog I/O.
- Power generation and distribution — protective relay boards, turbine governor controllers, and battery management systems.
- Railway signalling and traction control systems — boards subject to EN 50155 vibration and temperature requirements.
- Packaging and bottling lines — high-speed encoder interface boards and multi-axis motion controllers.
Frequently Asked Questions
How many layers can you reverse engineer on an industrial control board?
We handle 1 through 16 layers. Most industrial control boards fall between 4 and 12 layers. For boards above 8 layers, we use X-ray laminography to image buried copper before any physical delamination, preserving accuracy on inner planes and reducing the risk of data loss.
Can you reverse engineer a board if one section is burned or damaged?
Yes, with caveats. If less than roughly 15% of the board area is damaged, we reconstruct missing traces by cross-referencing the extracted netlist, component datasheets, and known circuit topologies. Accuracy in the damaged zone drops to ±2–3 mil. For heavily damaged boards, we request a second sample or detailed photographs taken before the failure.
Do I need to send the original board, or can you work from photos?
A physical board is strongly preferred for any board above 2 layers. Photos can help with single-layer or simple 2-layer boards, but inner-layer data, via structures, and component values cannot be reliably captured from photographs alone. We recommend shipping the board via DHL or FedEx with ESD-safe packaging.
Is reverse engineering an industrial control board legal?
Reverse engineering for interoperability, maintenance, and replacement of equipment you own is legal in most jurisdictions under fair-use and right-to-repair provisions. We require clients to confirm ownership or authorization before starting any project, and all work is performed under NDA. Firmware extraction is only performed with documented proof of IP ownership.
What if critical components on the board are obsolete?
Our BOM cross-referencing identifies modern drop-in replacements for roughly 90% of obsolete passives and standard logic ICs. For obsolete MCUs or ASICs with no direct equivalent, we assess FPGA or newer-MCU substitution feasibility and provide a redesign quote alongside the straight reverse-engineering deliverable.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewWorking on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote