What Is Legacy Board Recovery?
Legacy board recovery is the process of reverse-engineering a discontinued printed circuit board to produce a complete, manufacturable file set—Gerber data, bill of materials, netlist, and optionally a schematic—when the original design files no longer exist. It applies to boards whose OEM has gone out of business, whose documentation was lost in a system migration, or whose design predates modern EDA tools entirely. The goal is a package accurate enough to fabricate, assemble, and test a functionally identical replacement board.
Our engineers handle boards from the mid-1980s through early-2010s production runs on a routine basis. Single-sided phenolic boards from legacy industrial controllers, 6-layer FR-4 designs from medical instruments, and even 10-layer backplanes from telecom racks have all passed through our lab. Each era brings its own material stack, trace geometry, and component packaging challenges—and each requires a slightly different recovery workflow.
Why Legacy Boards Need Dedicated Recovery
A board designed in 1996 is not just “old.” It may use through-hole DIP packages that are still available, but the PCB laminate, copper weight, and solder mask chemistry differ from anything a modern fab defaults to. More critically, the design data is gone. No Gerber archive, no Altium project, no OrCAD schematic—sometimes not even a paper drawing.
Common triggers for legacy board recovery include:
- Spares depletion: The last batch of replacement boards was consumed, and the production line or field fleet still depends on them.
- OEM closure or acquisition: The original manufacturer dissolved, merged, or dropped support for the product line.
- Regulatory re-qualification: A working board exists, but the regulator requires documented design files for continued certification.
- Component obsolescence: One or more ICs went end-of-life, forcing a partial redesign that requires knowing the full original circuit.
- Disaster recovery: Fire, flood, or ransomware destroyed the file server that held the only copy of the design data.
If you are weighing whether recovery or a clean-sheet redesign makes more sense for your situation, our guide on deciding between reverse engineering and a full redesign breaks down the cost and timeline trade-offs in detail.
How Legacy Board Recovery Works: Our 5-Stage Process
Stage 1 — Intake and Physical Assessment
We photograph the board at high resolution (≥1200 DPI optical scan of each side), measure overall dimensions to ±0.05 mm, and document every component marking, date code, and revision label. Boards with corrosion, delamination, or missing components are flagged—damage does not necessarily disqualify a board, but it changes the workflow. Even a damaged board can still be copied if enough reference copper survives.
Stage 2 — Layer Imaging and Delayering
For multilayer boards we use controlled chemical or mechanical delayering to expose each copper layer individually. Every layer is scanned, registered against fiducials, and converted to vector artwork. On a typical 4-layer board this takes 2–3 working days; a 10-layer backplane may take 5–7. Trace/space accuracy targets are ±0.5 mil (0.013 mm) for designs with features ≥ 6 mil, and ±1.0 mil for older boards with looser geometries.
Stage 3 — Netlist Extraction and Schematic Reconstruction
Our CAD team traces every net from pad to pad, building a verified netlist. Where the customer needs a schematic—not just Gerber files—we reconstruct it block by block, grouping by power, signal, and control domains. This is the most labor-intensive stage: a 200-component board typically requires 30–50 engineering hours for a clean schematic. If you have lost your original schematic entirely, our page on recovering the schematic directly from the physical board explains the realistic scope and limitations.
Stage 4 — BOM Compilation and Obsolescence Check
Every component is identified by package, marking, and electrical function. We cross-reference against current distributor databases (Digi-Key, Mouser, LCSC) and flag any parts that are discontinued, allocated, or available only through brokers. For each obsolete part we propose a form-fit-function replacement with a datasheet comparison, noting any footprint or voltage differences that would require a board modification.
Stage 5 — Verification and Deliverable Package
We run a full DRC (Design Rule Check) against the target fab’s capabilities, compare the reconstructed netlist to a continuity test of the physical board, and—where firmware is involved—verify MCU code execution on a prototype. The delivered package typically includes:
| Deliverable | Format | Included By Default |
|---|---|---|
| Gerber fabrication files | RS-274X / Gerber X2 | Yes |
| Drill files | Excellon | Yes |
| Bill of Materials | Excel / CSV | Yes |
| Centroid / pick-and-place | CSV | Yes |
| Netlist | IPC-D-356A | Yes |
| Schematic (reconstructed) | PDF + Altium/KiCad source | On request |
| Firmware binary (if MCU present) | .hex / .bin | Feasibility-dependent |
| Stackup specification | For ≥ 4 layers |
For a visual walk-through of each stage, see our step-by-step PCB copy workflow.
What Makes Legacy Boards Harder Than Modern Ones?
Recovering a board from 2003 is not the same as recovering one from 2023. Here are the specific complications our engineers encounter:
- Non-standard laminate: CEM-1 and CEM-3 substrates common in 1990s consumer and industrial boards delayer differently than FR-4. Chemical etch rates must be adjusted to avoid destroying adjacent layers.
- Unmarked or house-marked components: Legacy boards often carry custom-marked resistor networks, proprietary ASICs, or relabeled ICs. Identification requires functional testing and sometimes X-ray imaging.
- Wide trace geometries with tight tolerances: Paradoxically, some legacy boards used 20-mil traces but demanded ±1% impedance control on analog signal paths—specifications that must be preserved in the recovered file set.
- Through-hole-heavy layouts: Drill-to-copper clearances on older boards can be as tight as 8 mil, and annular rings as small as 5 mil, which modern fabs may flag as DFM violations unless the stackup is specified correctly.
- Locked or obsolete MCUs: Firmware stored in OTP (one-time programmable) EPROMs, windowed UV-erasable parts, or read-protected microcontrollers requires specialized extraction. Our firmware recovery process overview covers the realistic success rates for each memory type.
Legacy Board Recovery vs. Obsolete PCB Recovery — Is There a Difference?
The terms overlap heavily. In practice, “legacy board recovery” emphasizes the age and design-era challenges (old EDA tools, lost archives, outdated materials), while obsolete PCB recovery tends to foreground the component-sourcing problem. Our workflow covers both dimensions: we recover the design data and solve the parts availability gap in a single project.
| Factor | Legacy Board Recovery | Obsolete PCB Recovery |
|---|---|---|
| Primary pain point | Design files missing or unusable | Components no longer manufactured |
| Typical board age | 10–40 years | 5–20 years |
| Schematic needed? | Almost always | Sometimes (if redesign required) |
| Firmware extraction? | Frequent (OTP/EPROM era) | Occasional (flash-based MCUs) |
| Outcome | Full file set for re-manufacture | Updated BOM + modified Gerber if needed |
Typical Timelines and Cost Drivers
Every legacy board recovery project is scoped individually, but the following ranges reflect our experience across hundreds of completed jobs:
- Simple 1–2 layer board, ≤ 50 components: 5–8 working days, starting around $800–$1,500.
- 4-layer board, 100–250 components: 10–15 working days, typically $2,000–$5,000.
- 6+ layer board with BGA or fine-pitch QFP: 15–25 working days, $4,500–$12,000 depending on layer count and component density.
- Firmware extraction (if MCU present): adds 3–10 working days and $500–$3,000 depending on chip family and protection level.
Cost scales primarily with layer count, component count, and whether firmware recovery is needed. Rush service (≤ 50% of standard lead time) is available at a surcharge.
When Should You Start a Legacy Board Recovery Project?
The best time is before your last working sample fails. Recovery accuracy drops when the only available board is corroded, cracked, or partially depopulated. If you still have two or more working units, send one for recovery and keep the other as a functional reference. Our guide on shipping your PCB sample safely covers packing, customs declarations, and ESD precautions for international shipments.
If you have only one board—or only a non-functional one—recovery is still viable, but expect a longer verification cycle and potentially a prototype fabrication step to confirm functionality before volume production.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewCan you recover a legacy board if the only sample is partially damaged?
Yes, in most cases. If at least 80–90% of the copper traces are intact and the board has not been burned through multiple layers at the same location, our engineers can reconstruct the missing sections by analyzing circuit topology and component datasheets. Heavily corroded or fire-damaged boards require X-ray imaging and longer verification, adding 3–5 working days.
What if the board contains a microcontroller with read protection?
Firmware extraction from locked MCUs is feasible for many chip families, but success depends on the specific protection level. For example, STM32 parts at RDP Level 1 can typically be read out; Level 2 is permanent and cannot be bypassed. We assess each MCU on intake and provide a written feasibility statement before any work begins. Authorization and proof of ownership are required.
Do I get editable design files or just manufacturing outputs?
By default we deliver Gerber, drill, BOM, and netlist files—everything a fabricator and assembler needs. If you also need an editable schematic and layout in Altium Designer, KiCad, or Eagle format, request it at project start. Schematic reconstruction adds engineering time but gives you full design ownership for future modifications.
How do you handle components that are no longer available?
We flag every obsolete part in the BOM and propose a cross-reference replacement, including datasheet comparisons for pinout, voltage, and thermal ratings. If a footprint change is required, we modify the Gerber accordingly and note the change in a revision log. For critical analog or power components, we can source last-time-buy stock through vetted brokers.
Is legacy board recovery legal?
Recovering your own design—or a design you are authorized to maintain—is legal in virtually every jurisdiction. We require proof of ownership or a letter of authorization before starting work, and all projects are covered by a mutual NDA. We do not assist with unauthorized copying of third-party proprietary designs.
Working on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote