What Does Netlist Extraction Actually Cost?
Netlist extraction cost typically falls between $300 and $5,000+ per board, with most two- to four-layer designs landing in the $400–$1,200 range. The price scales with layer count, component density, and whether you need a verified schematic or only a raw connectivity list. Boards above eight layers, or those with BGA-heavy layouts and blind/buried vias, push costs toward the upper end because every additional layer adds imaging, registration, and tracing time.
Our engineers price every netlist job individually after a feasibility review, but the table below gives you realistic starting points based on the projects we handle most often.
| Board Complexity | Layer Count | Typical Component Count | Netlist Extraction Cost Range | Turnaround (Working Days) |
|---|---|---|---|---|
| Simple consumer / IoT | 1–2 | < 80 | $300 – $600 | 3 – 5 |
| Standard industrial | 4 | 80 – 250 | $600 – $1,200 | 5 – 8 |
| Complex mixed-signal | 6–8 | 250 – 600 | $1,200 – $2,800 | 8 – 12 |
| High-density / HDI | 10–16+ | 600+ | $2,800 – $5,000+ | 12 – 20 |
These figures cover a complete, annotated netlist delivered in an industry-standard format (OrcAD, Altium, or ASCII). If you also need a full schematic reconstruction, expect a 30–60 % premium on top of the netlist-only price.
Six Factors That Drive Netlist Extraction Cost
1. Layer Count and Stackup
Every copper layer must be imaged separately—usually after careful delamination or cross-section milling. A 2-layer board needs two imaging passes; a 12-layer HDI board needs twelve, plus registration alignment between inner layers where reference holes may be absent. Labor hours scale almost linearly with layer count, and that is the single biggest cost lever.
2. Component Density and Package Types
A board with 50 through-hole parts traces faster than one carrying 400 components in 0201, QFN-56, and BGA-256 packages. Fine-pitch BGAs (≤ 0.5 mm ball pitch) require X-ray imaging to confirm pad-to-trace connections that are invisible from the surface. X-ray time alone can add $150–$400 to a project.
3. Via Architecture
Through-hole vias are straightforward. Blind vias, buried vias, and microvias (laser-drilled, typically 100–150 µm) demand additional cross-sectioning or sequential imaging to map connectivity accurately. Boards using via-in-pad or stacked microvia structures common in smartphone and medical designs are the most labor-intensive to trace.
4. Board Condition
Burned, corroded, or partially delaminated boards require extra preparation—sometimes manual continuity probing with a multimeter to confirm connections the imaging cannot resolve. Damaged boards add 15–30 % to the baseline cost and can extend turnaround by two to four days.
5. Deliverable Scope
A raw netlist (node-to-node connectivity list) is the fastest deliverable. A fully annotated schematic with hierarchical sheets, reference designators matched to BOM, and net names that reflect function (e.g., SPI_CLK, VCC_3V3) takes significantly more engineering review. Scope drives cost—define what you actually need before requesting a quote.
6. Urgency
Rush service (48–72 hours for simple boards) carries a 40–80 % surcharge. If your production line is down, that premium is usually justified; for R&D benchmarking projects, standard turnaround saves real money. For a broader look at how these variables interact across all reverse-engineering services, explore the full breakdown of reverse engineering cost drivers.
How We Extract a Netlist — Step by Step
- Intake & feasibility review — We photograph both sides, count layers (edge inspection or cross-section), and identify high-risk areas (corroded zones, potted sections, missing components).
- Component cataloging — Every part is logged by reference designator, package, and value. Unmarked or house-marked ICs are measured and cross-referenced against known pinouts.
- Layer imaging — Outer layers are scanned optically at 1200+ DPI. Inner layers are exposed through controlled delamination or precision milling, then imaged and aligned to fiducials.
- Trace routing & connectivity mapping — Engineers trace every net from pad to pad across all layers, recording via transitions. Automated optical recognition handles bulk routing; manual verification catches the edge cases—especially under BGA pads.
- Netlist compilation — The connectivity data is compiled into the requested EDA format. A DRC (design rule check) flags open nets, shorts, and unconnected pins.
- Cross-verification — A second engineer reviews the netlist against the physical board, probing critical nets (power rails, clock lines, high-speed differential pairs) to confirm accuracy.
This dual-engineer verification is why our netlist accuracy consistently exceeds 99.5 % on boards up to eight layers. On higher layer counts, we quote a confidence level upfront so you know exactly what to expect.
Netlist vs. Schematic vs. Full Reverse Engineering — What Do You Need?
| Deliverable | What You Get | Best For | Relative Cost |
|---|---|---|---|
| Raw netlist | Node-to-node connectivity in ASCII / EDA format | DFM validation, test-fixture development, failure analysis | 1× |
| Annotated schematic | Hierarchical schematic sheets with net names, values, pin functions | Design understanding, modification, regulatory documentation | 1.3–1.6× |
| Full RE package | Schematic + Gerber + BOM + netlist | Board cloning, redesign, obsolete-part replacement | 2–3× |
If your goal is to replicate the board entirely, the full reverse-engineering package is more cost-effective than ordering each deliverable separately. See the six factors that shape PCB copy pricing for a side-by-side comparison.
When Firmware Also Needs Recovery
A netlist tells you how components connect; it does not tell you what the MCU or EEPROM is doing. If the board contains programmed ICs—microcontrollers, flash memory, serial EEPROMs—you may also need firmware readout to make the board functional after cloning. Combining netlist extraction with firmware recovery pricing and feasibility in a single project order typically saves 10–20 % versus separate engagements, because the board is already delaminated and cataloged.
How to Reduce Your Netlist Extraction Cost
- Supply documentation you already have. Even a partial schematic, BOM, or component placement drawing cuts tracing time. A Gerber set missing only the netlist is the fastest scenario—our engineers just need to verify and export.
- Send a clean, populated board. Boards with components still soldered in place are easier to catalog than bare PCBs where we must cross-reference pad geometry to identify parts.
- Batch similar boards. Two or three board variants from the same product family share component libraries and routing conventions, reducing per-board setup time by up to 25 %.
- Choose standard turnaround. Avoiding rush fees is the simplest way to keep the project within budget.
- Define scope precisely. If you only need power-rail connectivity for failure analysis, say so. A targeted partial netlist can cost 40–60 % less than a full extraction.
Deliverable Formats We Support
- Altium Designer (.SchDoc / .PrjPcb netlist export)
- Cadence OrCAD / Allegro (.net, .asc)
- KiCad (.net, .kicad_sch)
- Mentor PADS / Xpedition
- Generic ASCII netlist (compatible with most EDA tools)
- PDF schematic sheets (for review without EDA software)
If your toolchain is not listed, let us know during quoting—we can usually accommodate custom export requirements at no extra charge.
Typical Turnaround Benchmarks
Turnaround starts after feasibility approval and board receipt. The timeline below assumes standard (non-rush) service and a board in good physical condition.
| Scope | 2-Layer Board | 4-Layer Board | 8-Layer Board | 12+ Layer Board |
|---|---|---|---|---|
| Raw netlist only | 3 days | 5 days | 8 days | 12–15 days |
| Netlist + annotated schematic | 5 days | 7 days | 11 days | 15–20 days |
| Full RE package (Gerber + BOM + netlist + schematic) | 7 days | 10 days | 15 days | 20–25 days |
How accurate is an extracted netlist?
On boards up to eight layers, our dual-engineer verification process delivers netlist accuracy above 99.5 %. For 10+ layer HDI boards with stacked microvias, we quote a confidence level per project—typically 97–99 %—and flag any nets that required interpolation so you can verify them independently.
Can you extract a netlist from a damaged or partially burned board?
Yes, in most cases. Damaged boards require additional manual probing and sometimes X-ray imaging to confirm connections where copper traces are compromised. Expect a 15–30 % cost increase and two to four extra working days. Severely carbonized areas may result in a small number of unresolvable nets, which we document explicitly.
Do I need to send the physical board, or can you work from photos?
For any board with more than two layers, we need the physical board to image inner layers. Single- and double-sided boards can sometimes be handled from high-resolution scans (1200 DPI minimum, both sides), but physical access allows continuity probing that catches errors photos cannot.
What is the difference between a netlist and a Gerber file?
A Gerber file describes physical copper geometry—trace widths, pad shapes, drill locations. A netlist describes logical connectivity—which pin connects to which pin. You need both to fully reproduce a board. Gerber without a netlist is like a road map without street names; a netlist without Gerber is a wiring diagram without physical layout. Our PCB copy pricing guide explains how both deliverables fit into a full cloning project.
Is netlist extraction destructive to the board?
For single- and double-layer boards, extraction is usually non-destructive—we image the surfaces and probe without delamination. Multi-layer boards (4+ layers) require controlled delamination or milling to expose inner copper, which is a destructive process. If you need the board returned intact, let us know; we can sometimes use X-ray tomography for up to six layers, though this adds cost and reduces accuracy slightly.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewWorking on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote