What Drives PCB Reverse Engineering Cost?
PCB reverse engineering cost is driven primarily by board complexity—layer count, component density, trace geometry, IC protection level, deliverable scope, board condition, and turnaround urgency. A simple 2-layer board with through-hole parts may cost $300–$600, while a 16-layer HDI design with BGA packages and protected firmware can exceed $8,000. Understanding these seven factors lets you estimate your project before requesting a formal quote.
Factor 1: Layer Count and Stackup Complexity
Layer count is the single biggest cost lever. Every additional copper layer requires separate imaging, registration, and netlist verification. A 2-layer board can often be captured optically in one session. A 12-layer or 16-layer design demands micro-sectioning or controlled-depth milling to expose each inner layer, multiplying engineering hours by 3–6×.
Blind and buried vias add further complexity. Our engineers must map via structures across multiple layers, verify impedance-controlled pairs, and reconstruct the full stackup—sometimes without any documentation. Boards built to IPC-6012 Class 3 standards often carry tighter tolerances (±0.5 mil trace width) that require higher-resolution scanning equipment.
| Layer Count | Typical Engineering Hours | Approximate Cost Range |
|---|---|---|
| 1–2 layers | 8–20 hrs | $300–$800 |
| 4 layers | 20–50 hrs | $800–$2,500 |
| 6–8 layers | 40–90 hrs | $2,000–$5,000 |
| 10–16 layers | 80–200 hrs | $4,500–$10,000+ |
| 16+ layers (HDI) | 150–400 hrs | $8,000–$20,000+ |
These ranges assume standard FR-4 material. Exotic substrates like Rogers 4350B or polyimide flex cores increase handling time and tooling requirements, adding 15–30% to the base cost. If you’re curious about the related manufacturing-side expenses, our breakdown of factors that move your PCB copy quote covers fabrication and assembly pricing in detail.
Factor 2: Component Density and Package Types
A board with 40 through-hole resistors is trivial to document. A board with 1,200 components—including 0201 passives, QFN-56 packages, and multiple BGA devices at 0.4 mm pitch—is an entirely different project. Component identification, BOM reconstruction, and pad-to-net assignment scale roughly linearly with part count but exponentially with package complexity.
Why BGAs Cost More
Ball-grid-array packages hide their connections beneath the component body. Recovering the pad map requires either X-ray imaging or physical desoldering, both of which add time. A single 400-ball BGA can take 2–4 hours to fully map and verify. Boards with five or more BGAs can add $1,000–$3,000 to the project cost just for net extraction.
Obsolete or unmarked components present a separate challenge. When markings are laser-etched off or parts are custom-house-marked, our engineers must electrically characterize each device to identify it—sometimes cross-referencing against thousands of datasheets.
Factor 3: Trace Geometry and Design Rules
Minimum trace width and spacing directly affect how the board is imaged and digitized. Standard designs at 6/6 mil (0.15/0.15 mm) trace/space can be captured with conventional optical scanning. High-density interconnect boards pushing 3/3 mil or below require higher-resolution equipment and more manual verification passes.
Impedance-controlled differential pairs (common in USB 3.0, HDMI, DDR4 routing) must be measured and matched in the output Gerber files. This means our team doesn’t just trace copper—we reconstruct the dielectric stackup and run impedance simulations to ensure the clone will perform electrically, not just physically.
Factor 4: IC Protection and Firmware Recovery
If your project requires firmware readout from protected microcontrollers or CPLDs, this is often the most unpredictable cost factor. Some devices—like certain older PIC16F and ATmega parts—have well-understood read-protection mechanisms. Others, particularly newer STM32 families with RDP Level 2 or Renesas RH850 parts, may be partially or fully unrecoverable.
- Low protection (fuse-bit level): $200–$800, 3–7 working days
- Medium protection (flash encryption, single-layer security): $800–$3,000, 7–20 working days
- High protection (multi-layer, hardware security modules): $3,000–$10,000+, feasibility study required first
We only perform IC recovery for clients who demonstrate ownership or authorization for the target firmware. Every engagement requires proof of IP rights and is covered under NDA. This isn’t optional—it’s how we operate on every project.
Factor 5: Deliverable Scope
What you need at the end of the project changes the cost significantly. A bare Gerber file set is the baseline deliverable. Adding schematic capture, a verified BOM with supplier cross-references, or a net-matched ODB++ package increases engineering time proportionally.
| Deliverable | Added Effort | Typical Cost Impact |
|---|---|---|
| Gerber files only | Baseline | — |
| Gerber + schematic | +30–60% | +$400–$3,000 |
| Full package (Gerber + schematic + BOM) | +50–80% | +$600–$5,000 |
| Firmware extraction (if applicable) | Variable | +$200–$10,000 |
| Functional test / validation report | +10–25% | +$200–$1,500 |
Clients who need only a BOM for sourcing obsolete parts pay far less than those requiring a complete manufacturing-ready data package. Define your scope early—it’s the easiest way to control what drives your PCB reverse engineering cost.
Factor 6: Board Condition
A clean, undamaged board with intact silkscreen is the ideal starting point. Reality is different. Boards pulled from failed equipment often arrive with burnt traces, corroded pads, missing components, or solder bridges from previous rework attempts.
Damaged boards require additional reconstruction effort. If 10% of the traces on a layer are unreadable due to corrosion, our engineers must infer connectivity from adjacent layers, component datasheets, and electrical testing. This can add 20–50% to the project timeline and cost. In extreme cases—fire damage, chemical exposure—we may need multiple sample boards to reconstruct a single complete dataset.
If you’re shipping a board from overseas for analysis, clients working from Germany or Japan typically see 5–7 day transit times with proper ESD packaging. Damaged boards should be packed with extra anti-static foam and documented with photos before shipping.
Factor 7: Turnaround Urgency
Standard turnaround for a moderately complex board (4–6 layers, ~500 components) runs 10–18 working days. Expedited service compresses that to 5–8 working days but carries a 40–80% rush premium. Emergency 48–72 hour turnaround is possible for simpler boards but typically doubles the base price.
Rush fees exist because expedited projects displace other scheduled work and require overtime engineering hours. If your timeline allows it, standard scheduling always delivers the best cost-to-quality ratio.
What Doesn’t Significantly Affect Cost
A few things clients often worry about that have minimal impact on pricing:
- Board physical size alone: A 200×300 mm 2-layer board costs less to reverse engineer than a 50×50 mm 12-layer module. Size matters far less than layer count and density.
- Color of solder mask: Green, black, red—it doesn’t change the engineering process.
- Your geographic location: We work remotely with clients across every continent. Whether you’re requesting PCB reverse engineering from Canada or working from Singapore, the project cost is determined by the board, not the shipping origin.
How to Reduce Your Reverse Engineering Cost
Practical Steps Before You Request a Quote
- Provide any existing documentation. Even a partial schematic, an old BOM, or a photo of the original stackup label saves hours.
- Define deliverables precisely. Don’t pay for schematic capture if you only need Gerber files for re-fabrication.
- Send the cleanest board available. If you have multiple samples, send the one in best condition.
- Allow standard turnaround. Avoid rush fees unless production is truly stopped.
- Consolidate IC recovery requests. If multiple boards share the same MCU, one firmware extraction covers all of them.
Can I get an estimate before shipping my board?
Yes. Send clear photos of both sides of the board, approximate dimensions, and your best guess at layer count. We can provide a ballpark range within 24 hours and a firm quote after physical inspection. High-resolution photos showing component markings help us estimate BOM complexity.
Does board age affect reverse engineering cost?
Indirectly. Older boards (1990s-era) often use larger through-hole components that are easier to identify, but may have degraded copper or delaminated layers. Very old boards sometimes use non-standard materials that complicate imaging. Net effect: age can add 10–20% for condition-related issues but may reduce cost on the component-identification side.
What if the reverse engineering reveals the board can’t be fully recovered?
We perform a feasibility assessment early in every project. If we determine that a layer is unrecoverable or an IC is locked beyond practical extraction, we report this before significant cost is incurred. You’re never billed for a full project that delivers incomplete results without prior agreement on scope limitations.
Is there a minimum project cost?
Our minimum engagement is typically $250, which covers intake, imaging, and a basic 1–2 layer Gerber extraction. Projects below this threshold usually involve single-layer boards with fewer than 30 components. Most real-world projects fall in the $800–$5,000 range.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewWorking on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote