Power Supply PCB Reverse Engineering Guide

Power Supply PCB Reverse Engineering Guide: Magnetics, Safety & High-Voltage Recovery

A power supply PCB reverse engineering guide must address challenges that general-purpose board recovery never encounters: lethal voltage rails sitting millimeters from logic-level signals, custom-wound magnetics with no published datasheets, and safety-agency creepage requirements that turn a simple copper trace into a regulatory liability. This guide walks through the complete process our engineers use to recover schematics, Gerber files, and BOMs from AC-DC, DC-DC, and isolated converter boards—step by step, with the tolerances and pitfalls that matter.

Why Power Supply Boards Are Harder to Reverse Engineer

Most digital boards carry signals below 5 V on uniform copper weights. A typical offline SMPS board, by contrast, may route 400 V DC-bus traces on 2 oz copper alongside 3.3 V feedback loops on 1 oz copper—on the same two-layer or four-layer stackup. That creates three classes of difficulty other boards rarely present:

• Safety spacing. IEC 62368-1 and UL 60950 mandate minimum creepage and clearance distances (often ≥ 6.4 mm for reinforced insulation at 300 V working) between primary and secondary. These gaps are intentional design features, not manufacturing defects—and they must be preserved exactly in any recovered Gerber.
• Custom magnetics. Transformers, coupled inductors, and common-mode chokes are frequently wound to proprietary specs. Pin-to-pin inductance, turns ratios, and core materials must be measured, not guessed.
• Thermal management. Heavy copper pours, thermal vias under MOSFETs, and intentional solder-mask openings for heatsink attachment all carry functional meaning that a standard image-to-Gerber workflow can miss.

These factors make power supply PCB reverse engineering a specialty discipline. Our engineers handle dozens of SMPS and isolated-converter boards annually for clients maintaining legacy equipment or sourcing second-source replacements—from home appliance power modules to industrial motor drives.

What You Need Before You Start

Equipment Checklist

Safety Warning

Power supply boards store energy in bulk electrolytic capacitors—often 400 V on a PFC-stage cap rated 220–470 µF. Always discharge all caps through a 10 kΩ / 5 W bleeder resistor before handling. Confirm < 1 V with a CAT III meter. This is non-negotiable.

7-Step Power Supply PCB Reverse Engineering Process

Step 1 — Visual Inspection and Photography

Photograph both sides at high resolution under even, diffuse lighting. Capture every silkscreen marking, safety-agency logo (UL, TÜV, CCC), and date code. Record the board outline dimensions to ±0.1 mm. Note any conformal coating—common on PSU boards exposed to humidity—and plan for its removal before probing.

Step 2 — Component Identification and BOM Drafting

Start with the power semiconductors: MOSFETs, diodes, bridge rectifiers, and any integrated PFC/PWM controllers. Cross-reference markings against manufacturer databases. For custom or house-marked ICs, measure pin count, package dimensions, and functional behavior (gate-drive output, feedback pin voltage) to narrow identification.

Passive components on PSU boards carry more weight than on logic boards. A snubber resistor rated at 1 W vs. 0.5 W changes thermal behavior. Record wattage ratings and voltage ratings—not just resistance and capacitance values. Electrolytic caps should be noted with voltage rating, ESR class (low-ESR or standard), and temperature rating (85 °C vs. 105 °C).

Step 3 — Magnetic Component Characterization

This step has no shortcut. For each transformer or coupled inductor:

1. Measure open-circuit inductance on every winding at 100 kHz.
2. Determine turns ratio by applying a known AC voltage (e.g., 1 V RMS at 50 kHz) to the primary and measuring secondary voltages.
3. Measure leakage inductance (short secondary, measure primary). Leakage values typically range from 1–5% of magnetizing inductance on a well-coupled flyback transformer.
4. Identify core material and geometry. Remove tape/varnish carefully; note core shape (EE, EI, PQ, RM), measure dimensions, and match to standard core catalogs (TDK, Ferroxcube). Tolerance: ±0.5 mm on core dimensions usually narrows it to one or two part numbers.
5. Count turns if the transformer can be safely unwound—or use the inductance-per-turn² relationship (AL value) to calculate turns from measured inductance and known core AL.

Document wire gauge (AWG), number of strands (Litz wire is common above 200 kHz), and insulation layers between primary and secondary. Safety-rated triple-insulated wire (e.g., TEX-E from Furukawa) is a regulatory requirement on many designs and must be specified identically in the recovered BOM.

Step 4 — Netlist Extraction: Primary Side

Trace the high-voltage nets first. Identify the AC input connector, fuse, EMI filter (X/Y caps, common-mode choke), bridge rectifier, bulk cap, and the switching stage. Use continuity mode on a discharged board. Mark every net with a unique identifier and color-code your working schematic: red for DC bus, orange for switch node, blue for secondary outputs.

Pay close attention to the control loop. Most offline SMPS use an optocoupler (e.g., PC817) for isolated feedback and a TL431 shunt reference on the secondary side. The resistor divider around the TL431 sets the output voltage—get those values right to 1% tolerance or the clone will regulate to the wrong voltage.

Step 5 — Netlist Extraction: Secondary Side

Secondary-side nets are lower voltage but often carry high current. Trace output rectifiers (Schottky diodes or synchronous FETs), output inductors, and filter capacitors. Many multi-output supplies use cross-regulation tricks—a coupled winding on the output inductor, or a post-regulator—that are easy to miss if you treat the secondary as a simple LC filter.

For boards powering sensitive downstream electronics, also trace any supervisory circuits: overvoltage protection (OVP) via Zener + SCR crowbar, overcurrent protection (OCP) via sense resistors, and soft-start timing networks.

Step 6 — Creepage and Clearance Verification

Before generating Gerber files, measure every primary-to-secondary gap on the physical board:

These dimensions are not suggestions. If the original board meets safety-agency requirements, the recovered Gerber must replicate every slot, cutout, and keepout zone exactly. A 0.5 mm shortfall in creepage can cause a safety-test failure that delays your production by weeks.

Step 7 — Schematic Finalization, Gerber Generation, and Validation

Compile the netlist into a schematic in your EDA tool (Altium, KiCad, OrCAD). Cross-check every node against the physical board. Then generate the Gerber and drill files, maintaining the original stackup, copper weights, and board material (FR-4 with a specific CTI rating for high-voltage boards—CTI ≥ 400 V is common for material group IIIa).

Validation steps we run before delivery:

• 1:1 overlay of recovered Gerber on high-resolution board scan—alignment tolerance ≤ 0.05 mm.
• DRC with safety-spacing rules loaded for the applicable standard.
• Simulated turns-ratio and inductance check against measured magnetic data.
• Prototype build and functional test at rated load (when the client’s project scope includes it).

Common Failure Modes in Power Supply Reverse Engineering

Even experienced engineers trip on these:

• Assuming standard core sizes. A transformer that looks like an EE25 may actually be an EE2520 variant with a different center-leg width. Always measure—never eyeball.
• Ignoring thermal vias. A MOSFET pad with 12 thermal vias to an internal ground plane dissipates heat very differently than one with 6. Miss this and your clone overheats under load.
• Swapping Y-cap types. Y1 and Y2 safety capacitors are not interchangeable. Using a Y2 where the original specifies Y1 (reinforced insulation) is a safety violation.
• Neglecting EMI filter layout. The physical placement and routing of the common-mode choke, X-caps, and Y-caps relative to the input connector affects conducted emissions. A “functionally identical” layout that moves these components 10 mm can fail EN 55032 Class B.

Where Power Supply Boards Appear Across Industries

Nearly every electronic product contains a power supply stage, but certain sectors present boards that are especially challenging—or especially common—in our reverse engineering queue:

• Industrial controls: Elevator control power supplies often use custom-wound transformers with multiple isolated outputs for logic, relay drivers, and motor pre-charge circuits.
• Charging infrastructure: EV charger power conversion boards run at 1–22 kW with PFC stages and wide-input-range LLC converters—high complexity, high stakes.
• Power electronics: Inverter driver boards integrate gate-drive isolated supplies alongside high-current bus bars, demanding precise creepage recovery.
• Agricultural and outdoor: PSU boards in agricultural control equipment face wide temperature ranges and conformal coating that complicates component access.

If your power supply board falls outside these categories, our full-service PCB reverse engineering team handles AC-DC, DC-DC, and battery-charger boards across all sectors.

Deliverables You Should Expect

Frequently Asked Questions

{
“@context”: “https://schema.org”,
“@type”: “Article”,
“headline”: “Power Supply PCB Reverse Engineering Guide: Magnetics & Safety”,
“description”: “Step-by-step guide to reverse engineering power supply PCBs, covering transformer characterization, safety creepage distances, high-voltage netlist recovery, and BOM reconstruction.”,
“url”: “https://pcb-copy.com/power-supply-pcb-reverse-engineering-guide/”,
“author”: {
“@type”: “Organization”,
“name”: “PCB-Copy.com”,
“url”: “https://pcb-copy.com/”
},
“publisher”: {
“@type”: “Organization”,
“name”: “PCB-Copy.com”,
“url”: “https://pcb-copy.com/”
},
“mainEntityOfPage”: “https://pcb-copy.com/power-supply-pcb-reverse-engineering-guide/”
}

Related reading

• Oct 2026PIC10 Unlock | Feasibility, Cost & Lead Time
• Oct 2026STM8AF Crack | Protection Levels & Recovery Guide
• Oct 2026STM8AF Unlock | Feasibility, Cost & Lead Time