Printed Circuit Board Reverse Engineering Service

What Is Printed Circuit Board Reverse Engineering?

Printed circuit board reverse engineering is the systematic process of extracting a complete set of manufacturing and design files — Gerber data, schematics, and a bill of materials — from a physical PCB when original documentation is lost, unavailable, or never existed. Our engineers use cross-sectional micro-imaging, high-resolution optical scanning, and electrical probing to reconstruct every copper layer, via, pad, and net with trace/space accuracy down to 3 mil (0.076 mm). The recovered files are production-ready, meaning you can fabricate, populate, and test a functionally identical board without relying on the original manufacturer.

Why Clients Need This Service

Design files disappear for predictable reasons: an OEM goes bankrupt, a supplier refuses to share proprietary data, or a board designed in the 1990s predates modern archival practices. The pain is the same — you own the hardware, you need to reproduce or improve it, and you have no documentation.

Common scenarios we handle every month include:

• Legacy equipment support — keeping production lines running when spare boards are extinct.
• Second-source qualification — breaking single-supplier dependency by recovering Gerbers for alternate fabrication.
• Product redesign — extracting a baseline schematic so your R&D team can modify rather than start from scratch.
• Failure analysis — understanding root-cause layout issues (crosstalk, thermal bottlenecks) that only a full netlist reveals.
• Counterfeit detection — comparing a suspect board’s actual stackup and routing against the golden reference.

How Our Printed Circuit Board Reverse Engineering Process Works

Step 1 — Intake and Feasibility Assessment

You ship us the board (or high-resolution photographs for a preliminary quote). We inspect layer count, board thickness, surface finish, and component density. Within two business days you receive a feasibility report that flags potential blockers — encapsulated modules, proprietary ASICs, or damaged copper — along with a fixed-price quote.

Step 2 — Layer Imaging

Each copper layer is imaged at 2400–4800 DPI using calibrated optical scanners. For boards above 8 layers, we perform controlled chemical de-lamination to expose inner layers without distorting registration. Alignment fiducials are digitized to maintain ±0.5 mil (0.013 mm) inter-layer registration accuracy.

Step 3 — Netlist Extraction and Schematic Capture

Scanned images are vectorized into CAD data. Our engineers then probe every net with a flying-probe system to verify connectivity against the extracted netlist. Once verified, the netlist is translated into a hierarchical schematic in Altium, KiCad, or OrCAD format — whichever your team prefers.

Step 4 — BOM and Component Identification

Every component is catalogued by manufacturer part number, package footprint, and value. For obsolete parts, we provide cross-reference alternatives with verified electrical equivalence. Typical BOMs include 95–100% identified parts; the remaining edge cases (house-marked ICs, custom magnetics) are flagged with recommended substitutes.

Step 5 — Deliverable Compilation and Review

The final package is reviewed internally by a second engineer, then delivered electronically. You receive production-ready Gerbers (RS-274X), an ODB++ or IPC-2581 archive, schematics, BOM in Excel, and a stackup specification including dielectric constants and copper weights.

Deliverable Formats at a Glance

What Board Complexity Can We Handle?

Boards with blind/buried vias, via-in-pad, or sequential lamination are routine. The main variable affecting cost and lead time is layer count — each additional inner layer adds roughly one day of de-lamination and imaging work.

Turnaround and Pricing Signals

We quote every project individually because complexity varies widely, but here are realistic ranges based on recent projects:

• Simple 2-layer board (≤50 components) — USD 300–600, 5–7 working days.
• Mid-complexity 4–8 layer board (100–500 components) — USD 800–2,500, 7–12 working days.
• High-complexity 10–28 layer HDI board (500+ components) — USD 3,000–8,000+, 12–25 working days.

Rush service (50% surcharge) can compress standard timelines by roughly 40%. Pricing includes one round of revision; additional ECO cycles are billed hourly.

Industry-Specific Applications

Printed circuit board reverse engineering spans virtually every electronics sector. The challenges differ by industry — RF impedance matching in telecom, conformal coating removal in automotive, or high-voltage creepage requirements in power electronics. We maintain dedicated workflows for the sectors where we see the highest volume:

• Industrial automation — CNC controller board recovery and PLC I/O card cloning for end-of-life machines.
• Communications — telecom infrastructure board reverse engineering involving controlled-impedance RF traces and high-speed differential pairs.
• Defense and aerospace — MIL-spec board recovery under IPC Class 3 tolerances with full traceability documentation.
• Consumer and appliance — appliance control board extraction for product lines where the original ODM is no longer responsive.
• Energy and metering — smart meter PCB reverse engineering with attention to safety-critical isolation barriers.

What Can Go Wrong — and How We Mitigate It

Honesty about limitations is part of engineering competence. Here are the most common obstacles:

Damaged or Corroded Boards

Severe corrosion can destroy copper traces on outer layers. We can often reconstruct missing segments by inferring connectivity from adjacent layers and component datasheets, but if more than ~15% of a layer’s copper is unreadable, accuracy drops and we will flag it in the feasibility report.

Proprietary or House-Marked ICs

Some manufacturers grind off chip markings or use custom silicon. We can identify roughly 85% of these through die photography, pin-function analysis, and database cross-referencing. The remainder are documented as unknowns with suggested functional equivalents.

Embedded Components

Boards with embedded passives or capacitors within the laminate stack require micro-CT scanning rather than standard de-lamination. This adds cost (typically USD 500–1,500) and 3–5 days.

Firmware and Programmable Logic

Reverse engineering the PCB does not automatically recover firmware from microcontrollers or bitstreams from FPGAs. These are separate services requiring proof of ownership and authorization. We always discuss this during the feasibility stage so expectations are clear.

Quality Assurance and Accuracy Verification

Every recovered design passes a three-gate verification process:

1. DRC (Design Rule Check) — automated check against the original board’s measured design rules: trace width, spacing, annular ring, drill-to-copper clearance.
2. Netlist comparison — flying-probe test results on the physical board are compared net-by-net against the extracted CAD netlist. We target 100% net match before delivery.
3. Prototype validation (optional) — for critical applications, we fabricate a prototype run (typically 5 pcs) and perform functional testing against the original board. Pass rate on first prototype spin exceeds 97% across our project history.

Frequently Asked Questions

Get a Free Feasibility Review

Send us your board — or even clear photographs of both sides — and our engineering team will return a feasibility assessment, fixed-price quote, and estimated turnaround within two business days. No obligation, no cost for the initial review.

Related Industry Services

Explore reverse engineering services tailored to specific sectors:

• Robotics PCB reverse engineering — servo driver and sensor-fusion boards.

Related reading

• Oct 2026Rohm IC Unlock | Which Families We Can Read
• Oct 2026Maxim IC Unlock | Families We Can Read & Recover
• Oct 2026Dialog IC Unlock | Families We Can Read & Recover