PCB Reverse Engineering for Repair: The Direct Answer
PCB reverse engineering for repair is the process of extracting a complete set of manufacturing files—schematic, Gerber data, bill of materials, and netlist—from an existing board so that an identical or functionally equivalent replacement can be fabricated. It is the fastest path back to production when the original manufacturer has discontinued the board, withheld documentation, or gone out of business entirely. Typical turnaround for a 4–6 layer board runs 5–8 working days from receipt of the sample.
Why Repair Drives Most Reverse Engineering Requests
About 70 % of the boards that arrive at our bench come from maintenance engineers facing the same scenario: a machine is down, the failed PCB is the bottleneck, and the OEM quotes 12–20 weeks for a replacement—if they still stock it at all. Reverse engineering collapses that timeline by generating the data needed to fabricate a fresh board through any qualified PCB shop.
The approach is not limited to simple 2-layer boards. We routinely handle 8–12 layer industrial control boards, rigid-flex assemblies in medical instruments, and dense 14-layer telecom cards. The key variable is not complexity alone but whether a working or partially working sample exists to image and probe.
Common Failure Scenarios That Lead Here
- End-of-life components: A single obsolete IC forces a board redesign—unless you reverse-engineer the board and cross-reference a pin-compatible replacement.
- Burned or corroded traces: Without a schematic, a technician cannot confidently patch a damaged section. Reverse engineering recovers the netlist so repairs target the right nodes.
- No documentation at all: Contract manufacturers sometimes retain the design files. When they refuse to release them, the board owner’s only recourse is extraction from the physical hardware they already own.
- Batch failure in the field: When dozens of identical boards fail due to a design-marginal component, the recovered schematic lets you identify and correct the weak point across the entire fleet.
What Does the Repair-Focused Process Look Like?
Repair-oriented reverse engineering follows the same technical steps as any board recovery, but the priorities shift. Speed and functional equivalence matter more than cosmetic perfection. Here is the workflow our engineers follow:
| Stage | Activity | Typical Duration |
|---|---|---|
| 1 — Intake | High-res photography, visual inspection, layer-count estimate, feasibility report | 1 day |
| 2 — Imaging | X-ray for internal layers; cross-section if blind/buried vias suspected | 1–2 days |
| 3 — Schematic Capture | Netlist extraction, component identification, schematic drawing in Altium/KiCad | 2–4 days |
| 4 — Gerber Reconstruction | Layer-by-layer trace digitization, DRC check, impedance-controlled stackup notes | 2–3 days (parallel) |
| 5 — BOM & Sourcing | Full BOM with manufacturer part numbers; cross-references for obsolete parts | 1 day |
| 6 — Verification | Netlist comparison (extracted vs. reconstructed), optional prototype run | 1–2 days |
For a straightforward 4-layer FR-4 board, stages 2 through 5 overlap and the total is typically 5–8 working days. A 10-layer board with fine-pitch BGAs and impedance-controlled differential pairs can push to 12–15 working days. Our detailed pricing guide explains every cost driver that affects both timeline and budget.
How Accurate Is a Reverse-Engineered Replacement?
Accuracy depends on imaging resolution, layer count, and trace geometry. On standard-density boards (6/6 mil trace/space), our engineers achieve ±0.5 mil positional accuracy on outer layers and ±1.0 mil on inner layers after X-ray correlation. That is well within IPC-2221B Class 2 tolerances for most industrial and commercial equipment.
Where things get harder: HDI boards with 3/3 mil trace/space, stacked microvias, or embedded passives require more cross-sectioning and longer verification. We document every assumption and flag any area where the reconstruction is interpolated rather than directly measured. For a deeper look at tolerance limits, see our page on reverse-engineering accuracy and the factors that affect it.
What Can Go Wrong
Honesty matters here. Not every repair-driven project succeeds on the first pass:
- Badly damaged samples: If more than ~30 % of a layer is destroyed (fire, chemical corrosion), reconstruction requires educated guesswork. We will tell you upfront and quote a prototype verification step.
- Encrypted firmware: A cloned board is electrically identical, but if the original MCU carries code-protected firmware, the replacement board will not boot without authorized firmware recovery. This is a separate service requiring proof of ownership.
- Proprietary ASICs: Custom silicon cannot be cloned. If the failed component is an ASIC, the best path is often a functional redesign around it—still informed by the recovered schematic, but not a direct copy.
Repair vs. Redesign: A Decision Framework
Not every broken board warrants reverse engineering. Sometimes a clean redesign is cheaper or faster. Use this decision table:
| Factor | Favor Reverse Engineering | Favor Redesign |
|---|---|---|
| Documentation available | None or incomplete | Partial schematic exists |
| Board complexity | ≤ 10 layers, standard components | > 14 layers or heavy ASIC content |
| Quantity needed | 1–50 replacement units | > 500 units (amortize NRE) |
| Downtime cost | High (production line stopped) | Low (backup system available) |
| Regulatory re-certification | Not required (like-for-like swap) | Required (medical, avionics) |
| Timeline pressure | Need boards in < 3 weeks | Can wait 8–16 weeks |
For a more detailed comparison, read when to reverse-engineer versus redesign a board.
Tools and Equipment Behind Repair-Grade Extraction
Quality of the output depends directly on quality of the imaging. Our lab uses a 130 kV micro-focus X-ray for inner-layer mapping, a 20 MP macro photography rig for outer layers, and a metallographic cross-section station for via structure confirmation. LCR meters and curve tracers verify passive values and semiconductor junctions on damaged boards where markings are unreadable.
Software-side, we digitize in Altium Designer and export to Gerber RS-274X, ODB++, or native KiCad as the client requires. Every project ships with a netlist diff report comparing the extracted netlist against the reconstructed layout. Explore the full professional tools used in board-level reverse engineering for more detail.
What You Receive at the End
- Gerber file set — all copper, mask, silkscreen, and drill layers, ready for fabrication.
- Schematic — hierarchical, annotated, in Altium .SchDoc or KiCad .kicad_sch format.
- Bill of Materials — with MPN, package, value, and at least one cross-reference for every obsolete line item.
- Stackup specification — material, prepreg thickness, copper weight, impedance targets where applicable.
- Netlist comparison report — extracted vs. reconstructed, with any discrepancies annotated.
Keeping It Legal and Authorized
PCB reverse engineering for repair is widely recognized as legitimate maintenance activity under both US and EU law, provided you own the hardware or have written authorization from the owner. We require proof of board ownership or a signed authorization letter before starting work, and every project runs under NDA. Learn more about our lab and its authorization policy.
Typical Costs for Repair-Driven Projects
Pricing varies by layer count, component density, and urgency. As a rough guide:
- 2-layer, through-hole dominant: $300–$600
- 4-layer, mixed SMD/TH: $600–$1,200
- 6–8 layer, fine-pitch BGA: $1,200–$2,500
- 10+ layer, impedance-controlled: $2,500–$5,000+
Rush service (≤ 3 working days for a 4-layer board) carries a 40–60 % surcharge. Prototype fabrication and assembly are quoted separately but can be bundled for faster turnaround.
Can you reverse-engineer a board that is partially burned or corroded?
Yes, up to a point. If at least 70 % of each copper layer is intact, our engineers can reconstruct the missing sections using symmetry analysis, component datasheets, and circuit-function inference. Below that threshold, we flag the project as high-risk and recommend a prototype verification step before committing to a production run.
Do I need to send the original board, or can you work from photos?
We need the physical board. High-resolution photos help with initial quoting, but X-ray imaging and electrical probing require the actual sample. For multi-layer boards, there is no substitute for micro-focus X-ray to resolve internal routing.
What if some components are obsolete and unavailable?
Our BOM includes cross-references for every obsolete part. In most cases a pin-compatible, in-production alternative exists. When it does not—typically with legacy ASICs or discontinued FPGAs—we document the gap and recommend a minimal redesign around that specific component while keeping the rest of the board identical.
How does PCB reverse engineering for repair differ from cloning?
Functionally, the output is the same: a complete set of fabrication and assembly files. The difference is intent and scope. Repair projects focus on restoring one or a handful of boards to working condition, often with component substitutions. Cloning typically implies producing a larger batch of identical copies. The engineering process is the same; the downstream use differs. Check our glossary of 40 reverse-engineering terms for precise definitions.
What is the fastest turnaround you can offer?
For a 2–4 layer board with standard components, our rush track delivers verified Gerber and BOM files in 3 working days from sample receipt. Boards above 6 layers require at least 5 working days even on rush, because inner-layer imaging and verification cannot be safely compressed further.
If a failed board is holding up your production line, send us clear photos of both sides and we will return a feasibility assessment within 24 hours. Talk to our engineers directly—no sales layer, no gatekeeping.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewWorking on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote