PCB Trace Recovery | Rebuilding Copper From Imaged Layers

What Is PCB Trace Recovery?

PCB trace recovery is the process of reconstructing copper routing — signal traces, differential pairs, power buses, and via connections — from high-resolution images of bare or delayered board layers. The output is a set of clean, DRC-checked Gerber files that a fabrication house can use to manufacture an electrically identical board. Recovery is necessary when the original design data (ODB++, Gerber RS-274X, or native EDA files) has been lost, was never available, or belongs to an obsolete product that must stay in service.

Why Trace Data Gets Lost in the First Place

Original Gerber archives disappear more often than most engineers expect. Common scenarios include:

• Supplier bankruptcy or acquisition — the CM that held your files no longer exists.
• EDA migration — a PADS-to-Altium conversion five years ago corrupted inner-layer data and nobody noticed until a respin was needed.
• Legacy military or industrial boards — designed in the 1990s on tools that no longer run, with tapes or floppies as the only backup.
• Single-source OEM boards — the factory in Shenzhen owns the Gerbers and won’t release them.

In every case the physical board itself becomes the only source of truth, and trace recovery is the bridge back to digital design data.

How PCB Trace Recovery Works: Step by Step

1. Surface Imaging

We start with a flatbed optical scan at 2400–4800 DPI or, for fine-pitch boards (trace/space ≤ 4 mil / 0.1 mm), a calibrated microscope mosaic. Outer layers are imaged directly after solder-mask removal with a chemical or micro-abrasive strip. Color contrast between bare copper and substrate (typically FR-4 weave) drives the segmentation accuracy in the next step.

2. Inner-Layer Exposure via Delayering

For multilayer boards the real challenge lives inside. Each dielectric and copper layer must be removed in sequence — mechanical milling for bulk material, then precision chemical etch to expose the next copper plane without damaging it. Our inner-layer delayering process handles boards up to 20 layers, with registration targets preserved to align all layers within ±1 mil (0.025 mm).

3. Image Calibration and Segmentation

Raw scans are corrected for lens distortion, scale drift, and uneven lighting. We apply adaptive thresholding to separate copper from substrate, then run morphological filters to close micro-gaps caused by surface oxidation or incomplete mask removal. The result is a binary bitmap — copper vs. no-copper — for each layer.

4. Vectorization

Bitmaps are converted to vector geometry: centerline traces with assigned widths, arc-fitted curves, pads with precise annular ring dimensions, and via drill coordinates. This is where most automated tools fail on real boards — a 6-mil trace that narrows to 4.8 mil at a solder joint gets misread as two separate nets. Our engineers manually verify every net and correct artifacts that pure software misses.

5. Netlist Extraction and DRC

Once all layers are vectorized, we generate a netlist and run design-rule checks against the original board’s class (typically IPC-2221 Class 2 or Class 3). Opens, shorts, and clearance violations flagged here are cross-referenced against the physical board to distinguish real design intent from recovery artifacts.

6. Gerber Output and Drill File Generation

Final deliverables are production-ready Gerber RS-274X files (one per layer), Excellon drill files, a layer stackup document, and an IPC-D-356 netlist. You can review exactly what a complete deliverables package includes.

What Accuracy Can You Expect?

These numbers assume a board in reasonable physical condition. Burned, corroded, or heavily reworked areas reduce accuracy — we document every deviation in the engineering report.

Where Trace Recovery Gets Difficult

Not every board is straightforward. The situations that add time and cost include:

• Heavy copper planes (≥ 3 oz) — thicker copper resists clean delayering; etch times must be extended carefully to avoid undercutting adjacent layers. See our heavy copper etch-compensation guide for details on how we handle 4–6 oz power layers.
• BGA escape routing — 0.4 mm pitch BGA fanouts with dog-bone vias create dense trace fields where a single misassigned net cascades into dozens of errors. Our BGA routing and pad recovery workflow addresses this systematically.
• Flex and rigid-flex boards — polyimide substrates image differently than FR-4, and bend areas distort geometry when flattened for scanning.
• Conformal coating or potting compound — must be chemically removed without dissolving solder mask beneath it, adding 1–2 days to the schedule.
• Damaged or missing sections — if copper is physically gone (burn damage, corrosion), we reconstruct probable routing from surrounding net topology and component datasheets. This is flagged as inferred, not measured.

Trace Recovery vs. Full Reverse Engineering

Trace recovery is a subset of a complete board reverse engineering engagement. The table below clarifies scope:

If you only need manufacturing files and already have the schematic and BOM, trace recovery alone saves significant budget.

Tools and Software We Use

Our trace recovery pipeline combines commercial and proprietary tools:

• Scanning — Epson V850 Pro (4800 DPI optical), Keyence VHX-7000 digital microscope for sub-3-mil features.
• Image processing — custom Python/OpenCV scripts for adaptive thresholding, stitching, and distortion correction.
• Vectorization — a mix of proprietary centerline extraction and manual cleanup in Altium Designer / KiCad.
• DRC and netlist compare — Altium DRC engine, plus physical continuity testing with a flying-probe fixture on the original board.

We do not rely on a single push-button tool. Automated vectorizers miss 8–15 % of nets on boards denser than 6 mil trace/space, based on our internal benchmarks across 200+ recovery projects. Manual verification closes that gap.

When You Should Consider Trace Recovery

Trace recovery makes sense when:

• You own the board IP but lost the files and need to reorder or respin.
• A legacy product must stay in production and the original CM is gone.
• You are performing layout modifications on an existing design and need an editable baseline.
• A competitor analysis or patent defense requires documented copper geometry (with proper legal authorization).

If you are starting from a photograph rather than a physical board, understand what photographs can realistically provide — inner layers and via structures cannot be recovered from surface images alone.

Our Trace Recovery Process at a Glance

1. You ship the board (or two identical units for destructive delayering).
2. We image all layers within 2 working days.
3. Vectorization and DRC: 3–6 working days depending on layer count and density.
4. You receive draft Gerbers for review.
5. After one round of feedback, final files are released with the engineering report.

Related reading

• Oct 2026TI CC2540 Crack | Protection Levels & Recovery
• Oct 2026NEC IC Unlock | Families We Can Read & Recovery
• Oct 2026TI CC2540 Unlock | Feasibility, Cost & Lead Time