What Is PCB Via Mapping?
PCB via mapping is the systematic process of locating, classifying, and documenting every interconnect via on a printed circuit board — through-hole, blind, buried, and stacked microvias — to reconstruct accurate drill files and layer-connectivity data. It is a critical sub-process within full-scope board reverse engineering, and its accuracy determines whether the final Gerber package will produce a functional clone or a scrap panel. On a 12-layer HDI board, a single misclassified buried via can short two power planes or open a critical signal path.
Why Via Mapping Matters More Than You Think
Modern boards are dense. A mid-complexity 8-layer design may contain 2,000–6,000 vias, and an HDI smartphone module can exceed 15,000 microvias across sequential build-up layers. Each via has a defined span — the pair of layers it connects — and that span must be captured exactly. Miss a buried via span of L3–L6 and your fabricator drills a through-hole instead, violating impedance targets and possibly creating stub resonance above 3 GHz.
Via mapping is also where reverse engineering projects most often stall. Surface inspection shows through-holes and exposed blind vias, but buried structures are invisible from either side of the board. Without controlled cross-sectioning or high-resolution X-ray imaging, buried vias remain guesswork — and guesswork is not engineering.
Via Types and How We Identify Each One
| Via Type | Layer Span | Typical Drill Dia. | Detection Method | Difficulty |
|---|---|---|---|---|
| Through-hole via | L1 → Ln (all layers) | 0.20–0.35 mm | Optical + continuity test | Low |
| Blind via (top) | L1 → L2 or L1 → L3 | 0.10–0.20 mm | Optical (top) + X-ray confirmation | Medium |
| Blind via (bottom) | Ln-1 → Ln or Ln-2 → Ln | 0.10–0.20 mm | Optical (bottom) + X-ray confirmation | Medium |
| Buried via | Any inner pair (e.g., L2 → L5) | 0.10–0.25 mm | X-ray + cross-section | High |
| Stacked microvia | Sequential spans (e.g., L1–L2 + L2–L3) | 0.075–0.10 mm | X-ray + layer-by-layer delamination | Very high |
| Staggered microvia | Offset sequential spans | 0.075–0.10 mm | X-ray + CAD overlay | Very high |
| Via-in-pad (filled) | Varies | 0.10–0.30 mm | X-ray (pad obscures entry) | High |
Through-hole vias are straightforward — visible on both surfaces, confirmed with a backlight or continuity probe. Blind vias appear as pads on one side with no exit on the other; X-ray confirms their termination layer. Buried vias are the real challenge: they exist entirely within the stackup, invisible to any optical method. For boards with hidden blind or buried via spans, X-ray tomography is non-negotiable.
Our 7-Step PCB Via Mapping Process
Step 1 — High-Resolution Optical Scan
Both surfaces are scanned at 2400 DPI minimum. Every pad, annular ring, and drill entry is cataloged. Through-hole vias are tagged immediately by matching top and bottom coordinates within a 0.05 mm tolerance window.
Step 2 — X-Ray Imaging
We use 2D and, where needed, 3D X-ray (computed tomography at 5–10 µm voxel resolution) to visualize internal drill barrels. This step reveals buried via locations, blind via termination layers, and filled via-in-pad structures hidden under BGA footprints.
Step 3 — Continuity and Net Mapping
Flying-probe or bed-of-nails testing confirms which layers each via actually connects. This electrical verification catches plating voids and non-functional pads that look like vias optically but carry no signal.
Step 4 — Controlled Cross-Sectioning
On boards with ambiguous buried structures — especially 10+ layer designs or HDI boards with stacked microvia build-ups — we sacrifice a sample board. Micro-sectioning at key via locations confirms drill depth, aspect ratio, copper fill quality, and exact span. This is destructive but eliminates all guesswork.
Step 5 — Layer-by-Layer Delamination (When Required)
For the highest-density boards (≥14 layers, sequential lamination), chemical or mechanical delamination exposes each copper layer individually. Each layer is photographed, aligned to the master coordinate system, and vias are mapped to their exact start/stop layers.
Step 6 — CAD Entry and Drill File Generation
Every via is entered into the Gerber/ODB++ dataset with its correct drill size, span designation, and pad/antipad dimensions. Drill files are generated per IPC-2581 or Excellon format, with separate tool codes for each via type and span.
Step 7 — Design Rule Check (DRC) and Peer Review
Automated DRC flags impossible spans, overlapping drills, and annular ring violations. A second engineer reviews the via map against the X-ray dataset. Our target: zero via-classification errors in the final deliverable.
What Can Go Wrong — Common Via Mapping Failures
- Misidentified span: A blind via tagged as through-hole adds a 4-mil stub on a 6 GHz differential pair — enough to cause a 3 dB insertion loss notch.
- Missed buried via: Two inner planes that should be connected remain isolated. The board powers up but the FPGA I/O bank has no decoupling.
- Wrong drill size: A 0.10 mm microvia entered as 0.20 mm violates the fabricator’s aspect-ratio limit (typically 1:1 for microvias, 10:1 for mechanical drills), and the board is rejected at DFM review.
- Filled via-in-pad missed: The via is reconstructed as open, the assembler doesn’t plug it, and solder wicks through during reflow — creating voids under a 0.5 mm pitch BGA.
These failure modes are why we cross-reference at least two independent detection methods (optical + X-ray, or X-ray + cross-section) for every via type on every project.
Via Mapping Deliverables
| Deliverable | Format | What It Contains |
|---|---|---|
| Drill files | Excellon / Gerber X2 | Separate files per via span; tool table with drill sizes |
| Via map report | PDF + Excel | Via count by type, span chart, coordinate list |
| Layer stackup drawing | PDF / DXF | Material thicknesses, via span diagram, copper weights |
| X-ray images | TIFF / DICOM | Annotated internal structure images |
| Cross-section micrographs | JPEG / TIFF | Measured drill diameters, plating thickness, aspect ratios |
These files integrate directly into the full Gerber package. For a complete breakdown of what that package costs and how long it takes, see our Gerber-from-PCB pricing and timeline guide.
When Do You Need Professional Via Mapping?
If your board is 4 layers or fewer with only through-hole vias, a competent engineer with a backlight and multimeter can map vias in-house. Beyond that threshold, the need for professional via mapping escalates sharply:
- 6–8 layers with blind vias: X-ray recommended. Turnaround: 3–5 working days.
- 10–16 layers with buried vias: X-ray + cross-section required. Turnaround: 5–8 working days.
- 16+ layers HDI with stacked microvias: Full delamination + CT scan. Turnaround: 8–12 working days.
Boards from industries like power electronics such as inverter controllers often use heavy-copper buried vias for thermal management, adding another layer of complexity to the mapping process.
Via Mapping as Part of a Larger Project
Via mapping rarely exists in isolation. It feeds into schematic recovery, BOM extraction, and eventual board re-layout. If your end goal is a production-ready redesign — perhaps converting legacy through-hole interconnects to modern SMD — our board redraw and layout reconstruction service picks up where the via map leaves off, using the mapped data as its foundation.
Similarly, if the original board’s via density is driving up fabrication cost, the via map becomes the starting point for a cost-optimized PCB redesign — consolidating redundant vias, converting blind/buried to through-hole where signal integrity allows, or reducing layer count entirely.
How accurate is PCB via mapping without destroying the board?
Non-destructive methods — 2D X-ray combined with electrical continuity testing — achieve approximately 95–98% accuracy on boards up to 12 layers. The remaining ambiguity typically involves buried vias in tightly spaced inner layers where X-ray contrast is insufficient. For 100% certainty, one sample board is cross-sectioned. We always confirm the acceptable accuracy threshold with the client before starting.
Can you map vias on a board with components still attached?
Yes, for X-ray and continuity testing. Components remain in place during initial imaging. However, optical scanning of pad layers and any delamination work requires component removal. BGA sites are especially important — via-in-pad structures under BGA balls are invisible until the component is desoldered and the pad field is exposed.
What is the difference between via mapping and full PCB reverse engineering?
Via mapping is one phase within the larger reverse engineering workflow. It produces drill files and a via connectivity report. Full reverse engineering additionally delivers copper artwork for every layer (Gerber files), a complete schematic, a bill of materials, and optionally netlist verification. Via mapping data feeds directly into the Gerber reconstruction step.
How many sample boards do you need for via mapping?
Ideally two: one for non-destructive analysis (X-ray, continuity, optical) and one for destructive cross-sectioning. If only one board is available, we perform all non-destructive steps first and discuss with the client whether destructive verification is worth the risk. On simple 4–6 layer boards, one board is usually sufficient.
Do you map via fill type (copper-filled, epoxy-filled, open)?
Yes. Fill type affects both the drill file (filled vias require a plugging/capping note) and the assembly process (open vias under BGA pads cause solder wicking). Our cross-section micrographs document fill material, void percentage, and cap plating thickness where applicable.
Check feasibility for your project
Send the chip marking or board details and tell us what you need to recover. Add clear photos if available.
Request a feasibility reviewWorking on a board like this?
Send the chip marking or two photos. You get feasibility, lead time and price within 24 hours, and the check costs nothing.
Get a free quote